Archives and Documentation Center
Digital Archives

3.125Gbps FIR equalizer implementation in 65nm CMOS technology

Files in this item

This item appears in the following Collection(s)

Search Digital Archive


Browse

My Account