Arşiv ve Dokümantasyon Merkezi
Dijital Arşivi

Logic-level pover estimation in CMOS VLSI circuits

Basit öğe kaydını göster

dc.contributor Graduate Program in Electrical and Electronic Engineering .
dc.contributor.advisor Dündar, Günhan,
dc.contributor.author Aktan, Mustafa.
dc.date.accessioned 2023-03-16T10:22:25Z
dc.date.available 2023-03-16T10:22:25Z
dc.date.issued 2001.
dc.identifier.other EE 2001 A38
dc.identifier.uri http://digitalarchive.boun.edu.tr/handle/123456789/13072
dc.description.abstract In this thesis, a power estimator for both combinational and sequential CMOS logic circuits is presented. The estimation method is probabilistic in nature and is based on tagged probabilistic simulation (TPS). TPS can handle large circuits efficiently with the implementation of the local BDD approach.TPS was originally developed for power estimation in combinational circuits. In this work it is extended to handle sequential circuits as well. Recently developed methods use symbolic simulation equations to estimate power in sequential circuits. The symbolic simulation method is not applicable to the local BDD approach. To overcome this bottleneck a simple method based on thecalculation of the transition probabilities is proposed. The method is efficient as far as speed is concerned but has accuracy problems when compared to the symbolic simulation method.
dc.format.extent 30 cm. +
dc.publisher Thesis (M.S.) - Bogazici University. Institue for Graduate Studies in Science and Engineering, 2001.
dc.relation Includes appendices.
dc.relation Includes appendices.
dc.subject.lcsh Integrated circuits.
dc.title Logic-level pover estimation in CMOS VLSI circuits
dc.format.pages xi, 53 leaves :


Bu öğenin dosyaları

Bu öğe aşağıdaki koleksiyon(lar)da görünmektedir.

Basit öğe kaydını göster

Dijital Arşivde Ara


Göz at

Hesabım