Archives and Documentation Center
Digital Archives

Browsing Ph.D. Theses by Author "Özturan, Can."

Browsing Ph.D. Theses by Author "Özturan, Can."

Sort by: Order: Results:

  • Auction and barter models for electronic markets 
    Özer, Ali Haydar. (Thesis (Ph.D.) - Bogazici University. Institute for Graduate Studies in Science and Engineering, 2011., 2011.)
    We propose three auction and barter based electronic market models. Our first model is a direct barter model for the course add/drop process in the universities. We model the course add/drop process as a direct barter ...
  • Hardware / software partitioning for custom instruction processors 
    Atasu, Kubilay. (Thesis (Ph.D.)-Bogazici University. Institute for Graduate Studies in Science and Engineering, 2007., 2007.)
    In this thesis, we describe an integer linear programming (ILP) based system called CHIPS for identifying custom instructions given the available data bandwidth and transfer latencies between the base processor and the ...
  • Job scheduling for heterogeneous supercomputers 
    Soner, Seren. (Thesis (Ph.D.) - Bogazici University. Institute for Graduate Studies in Science and Engineering, 2016., 2016.)
    This thesis addresses the job scheduling problem for heterogeneous supercomputers where accelerators such as GPGPUs or co-processors are employed. On homogeneous supercomputers, the problem of scheduling user jobs to the ...
  • Parallel network flow algorithms 
    Kara, Gökçehan. (Thesis (M.S.) - Bogazici University. Institute for Graduate Studies in Science and Engineering, 2022., 2022)
    Network flows is an active area of research that has applications in a wide variety of fields. Several network flow problems are reduced to either the maximum flow problem or the minimum cost flow problem. Maximum flow ...
  • Performance and cost efficient reliability framework for multicore architectures 
    Arslan, Sanem. (Thesis (Ph.D.) - Bogazici University. Institute for Graduate Studies in Science and Engineering, 2017., 2017.)
    Modern architectures become more vulnerable to soft errors with technology scaling. Enabling fault tolerance capabilities on all cache structures in a system is ine cient in terms of performance and power consumption. In ...

Search Digital Archive


Browse

My Account