# FOR REFERENCE

101 U BE TAKEN FROM THIS HOOM

# MICROPROCESSOR BASED STEPPING MOTOR CONTROL

by

#### Ali ÖZKAYA

BS. in EE Boğaziçi University, 1982

Submitted to the Institute For Graduate Studies in Science and Engineering in partial fullfillment of the requirements for the degree of

in

Master of Science

Electrical Engineering

Bogazici University Library

Boğaziçi University

1985

#### ACKNOWLEDGEMENTS

I would like to thank those people who have extended their utmost support to me throughout the realization of my thesis.

I would especially like to express my sincere gratitude to my thesis advisor Dr. Ahmet DENKER for his understanding co-operation and guidance.

I would also like to thank Assistant Sami SARPTÜRK for his valuable suggestions and the photographs which have been taken by himself.

I am also very grateful to Yılmaz GÜNEYLİOĞLU for his help in developing printed circuit boards.

#### ABSTRACT

The purpose of this thesis is to design and realize a microcomputer based education kit which is used to control a stepping motor in all conditions, such that its capabilities can be studied under software control by the kit's user.

The operation principle and types of the stepping motors have been studied and given in the first two chapters. The performance of the stepping motor is determined, to a large extent, by the type of the drive circuit, so various drive systems have been studied and compared with each other. As a new approach "multi-level drive with programmable power supply" has been developed and tested.

Monitor and motor drive program provide the user to run the stepping motor with his own program which is developed with the use of monitor facilities or with motor drive program by entering all motor related conditions from the keyboard.

#### ÖZETÇE

Adımlayıcı motorlar günümüzde gittikçe yaygınlaşmaktadır. Bunların mikrobilgisayarlarla kullanımı ise bilgisayar kontrollu takım tezgâhlarının ve robot teknolojisinin gelişimine yol açmıştır. Bu tezin amacı mirkro işlemci kullanan bir adımlayıcı motor eğitim kiti geliştirmektir.

Adımlayıcı motorun çalışma prensibi, tipleri ve olanakları incelenerek, ayrıntılı bir şekilde sunuldu. Adımlayıcı motorların yetenekleri onları sürmek için kullanılan
devreler ile oldukça zilgilidir. Çeşitli sürücü devreler
incelendi, yeni bir yaklaşımla çok seviyeli programlanabilir
güç kaynaklı sürücü geliştirildi, denendi ve sonuçlar sunuldu.

İşletim ve motor sürücü programları, kullanıcıya motoru kendi programı ile sürme olanağı sağladığı gibi, kullanıcı dilerse motoru yalnızca gerekli koşulları (hız, ivme, adım tipi, adım sayısı) klavyeden girerekte motoru sürebilir.

# TABLE OF CONTENTS

in de la companya de la companya de la companya de la companya de la companya de la companya de la companya de La companya de la co	Page
ACKNOWLEDGEMENTS	iii
ABSTRACT	iv
ÖZETÇE	v
TABLE OF CONTENTS	vi
LIST OF FIGURES	ix
LIST OF TABLES	x
LIST OF SYMBOLS	xi
I. INTRODUCTION	1
II. THE STEPPING MOTOR	3
2.1. General Information About Stepping Motor	3
2.1.1. Multi-Stack Variable-Reluctance Stepping Motor	4
2.1.2. Single-Stack Variable-Reluctance Stepping Motor	r 6
2.1.3. Hybrid Stepping Motors	7
2.1.4. Comparison of Motor Types	9
2.2. How to Drive a Stepping Motor	10
2.2.1. Unipolar Drive Circuit	11
2.2.2. Bipolar Drive Circuit	12
2.2.3. Bifilar Windings	13
2.3. Some Important Characteristics of the Stepping Motor	14
2.3.1. Static Torque Characteristics	15
2.3.2. Torque/Speed Characteristics	18

			Page
III.	THE SYSTEM USED TO DRIVE THE GIVEN MOTOR	• • , •	19
	3.1. The Stepping Motor Which is Used	• •	19
	3.2. How to Design a Proper Drive Circuit		21
	3.2.1. Bilevel Drive	• •	24
	3.2.2. Chopper Drive	• •	25
	3.3. Drive Circuit and Related Calculations	• •	27
	3.4. Programmable Power Supply	• • :	29
	3.5. How to Control the Stepping Motor	• •	32
	3.5.1. Time Optimal Control	• •	33
IV.	MICROCOMPUTER PART OF THE CONTROL CIRCUIT	• •	36
•	4.1. Selected CPU and Information About It	• •	36
	4.1.1. Why Z80?	• •	36
	4.1.2. Internal Structure of the Z80	• • •	36
	4.1.3. Interface Signals and Timing of the Z80	••	38
	4.2. Hardware of the Microcomputer	• •	40
	4.2.1. Clock and Reset Circuit	• •	40
	4.2.2. Memory and I/O Decoding Circuits	. • •	41
	4.2.3. Interrupt Circuit		43
	4.2.4. Keyboard and Display Interface	• •	43
٧.	EXPERIMENTAL RESULTS, DISCUSSION AND CONCLUSION	• •	45
	5.1. Drawbacks of The Microprocessor Based Stepping		
	Motor Control	• •	45
	5.2. About Drive Circuit Which is Used	• •	48
	5.3. Step Response Related Considerations	• •	49
	5.4. Conclusion		55

			Page
APPENDIX	A	(MONITOR PROGRAM OF THE M. COMPUTER)	5 <b>7</b>
APPENDIX	В	(THE DRIVE PROGRAM OF THE STEPPING MOTOR)	69
APPENDIX	C	(CONNECTION DIAGRAM OF THE MICROCOMPUTER)	92
APPENDIX	D	(USER MANUAL OF THE KIT)	.093
APPENDIX	E	(Z80 MACHINE CODE LISTING)	97
APPENDIX	F	(8255 PIA SPECIFICATIONS)	100
APPENDIX	G	(PCB LAYOUTS)	103
BIBLIOGRA	.PHY		105

#### LIST OF FIGURES

		Page
FIGURE 2.1.	Cross-section a three-stack VR stepping motor	5
FIGURE 2.2.	a. Series b. Series/parallel c. Parallel	
	interconnection of pole windings	5
FIGURE 2.3.	SS-VR Stepping Motor	6
FIGURE 2.4.	a. Cross-section of a hybrid motor parallel to the shaft	7
	b. Cross-section of hybrid motor perpendicular to the shaft	8
FIGURE 2.5.	Unipolar Drive Circuit	11
FIGURE 2.6.	One phase of transistor bridge bipolar drive	
	circuit	12
FIGURE 2.7.	Comparison of conventional and bifilar windings	14
FIGURE 2.8.	Static torque/rotor position characteristics at various phase currents	15
FIGURE 2.9.	Static torque/rotor position characteristics	
redoull 2.7.	for a hybrid motor	17
FIGURE 2.10.	Pull-Out Torque Speed Characteristic	18
FIGURE 3.1.	DC Stepping Motor Connection Diagram	20
FIGURE 3.2.	Circuit model for one phase of a H motor	22
FIGURE 3.3.	The bilevel drive and the effective circuit	
	during the excitation interval	24
FIGURE 3.4.	The chopper drive and the effective circuits	
en de la proposición de la companya de la companya de la companya de la companya de la companya de la companya La companya de la co	during the excitation interval	26
FIGURE 3.5.	Chopper drive current waveform and transistor switching times	26

			ARC .
FIGURE	3.6.	Unipolar drive circuit for one phase of the motor	28
FIGURE	3.7.	R-2R Ladder D/A Converter	30
FIGURE	3.8.	Programmable Power Supply	31
FIGURE	3.9.	A microprocessor based open loop control	32
FIGURE	3.10.	Time optimal positioning and piece-wise acceleration	35
FIGURE	4.1.	Internal structure of the Z80	37
FIGURE	4.2.	Interface signals of the Z80	38
FIGURE	4.3.	Timings of the read and write operations	39
FIGURE	4.4.	Clock and reset circuits	41
FIGURE	4.5.	Memory and I/O ports decoding circuits	42
FIGURE	4.6.	Keyboard and display circuit	42
FIGURE	5.1.	Step response photographs at various conditions .	50
FIGURE	5.2.	Regions of the single step response in which	
		phase switching leads to resonance	54

# LIST OF TABLES

· · · · · · · · · · · · · · · · · ·		PAGE
TABLE 3.1	Ratings and Spefications of the MO92-FD09 Motor	19
TABLE 3.2	Drive Sequences	21
TABLE 5.1	Stepping Rate and Delay Count Value Relationship	46
TABLE 5.2	Step Response Test Results	49

#### LIST OF SYMBOLS

CNC	• • • •	• • •	Computerized	Numerically	y Controlled
	•	٠.			

VR ..... Variable-Reluctance

H ..... Hybrid

SS-VR .... Single-Stack Variable-Reluctance

MS-VR .... Multi-Stack Variable-Reluctance

mc ..... Microcomputer

mp ..... Microprocessor

CTC ..... Clock-Timer Chip

#### I. INTRODUCTION

Accurate positioning is a common mechanical control problem. For positioning, an actuator should exist. This actuator is commonly a motor. DC or AC motors are widely used when the settling points are far from the starting points. But, if the positioning requires very small movements, conventional motor capabilities fail.

Accurate positioning with very small movements have been achieved after the development of the stepping motors. The earliest forms of the stepping motors appeared in the 1930s as elements in remote positioning systems of the naval vessels and later in the control mechanism of torpedeos. Commercial exploitation of these motors began in 1960's when transistor technology is improved such that they are capable of switching large D.C. currents in motor windings. The rapid growth of digital electronics in 1970's assured the stepping motor's future and today there is a world wide interest in its manufacture and application.

Nowadays the stepping motors are widely used in CNC

(Computerized numerically controlled) machine tools. Developing robotics technology cause to more demand for the stepping motor. In both CNC machine tools and robots there are more than one motors and related positional control is achieved in more than one axis. Some applications for one axis control may be direction control of aemials and valve controllers.

The aim of this work is to develope a microcomputer based education kit which is designed to control a stepping motor in one axis such that its capabilities can be studied under software control by the kit's user. All conditions related to stepping motor can be entered from the key-board and the user can run the motor with this preentered conditions. The user can also develop his own motor control program and drive the motor with a RUN command. By using this capability of the system, the user can see the responses of motor to various conditions and test the motor's specifications.

#### II. THE STEPPING MOTOR

#### 2.1. General Information About Stepping Motor

The stepping motor is a form of syncronous motor which is designed to rotate a specific number of degrees for each electrical pulse.

Stepping motors are usually designed with a multipole, multiphase stator windings. The rotors are either of the variable reluctance type or the permanent magnet type. Although there is wide range of stepping motor designs, the two most important types are variable-reluctance (VR) and hybrid (H). The iron teeth on the stationary and rotating parts of the motor are magnetically aligned such that an accurate positioning of the rotor is achieved. In the case of H motor, the main source of magnetic flux is a permanent magnet and d.c. currents flowing in one or more windings direct the flux along alternative paths. For VR motor, the magnetic field is produced solely by the winding currents. (1)

#### 2.1.1. Multi-Stack Variable-Reluctance Stepping Motors

The MS-VR stepping motor is divided along its axial length into magnetically isolated stacks, each of which can be excited by a separate winding (phase). Each stack consists of a staionary and a rotating element. The rotor elements are single unit (rotor). The rotor position relative to the stator in a particular stack is accurately defined, such that the stator and rotor teeth are fully aligned the circuit reluctance is minimised and the magnetic flux in the stack is at its maximum value.

For MS-VR motor, there is a simple relationship between the step length and the number of stacks and stator/rotor teeth. If there is N stacks(and phases), each stack is excited in turn, producing a total rotor movement of N steps. The same stack is excited at the beginning and end of the sequence and the rotor moves one tooth pitch. Since one tooth pitch is equal to 360/p degrees (P = the number of rotor teeth) the step length should be

Step Length - 360/Np degrees.

The motor shown in Figure 2.1. has three stack and eight rotor teeth, so the step length is 360/3x8 = 15 degrees. For the MS-VR motor, typical step lengths are in the range of 2-15 degrees.(1)

Smaller step lengths are obtained with additional

stacks and rotor teeth but more stacks (phase) require more drive circuits and drive costs gets higher.




Figure 2.1. Cross-section a three-stack VR stepping motor.

There are four poles and four pole windings in each stack. These all four windings are interconnected to form one phase. The four pole of the three stack motor and the interconnection of pole windings are shown in Figure 2.2. (1)




Figure 2.2. a. Series b. Series/parallel c. Parallel interconnection of pole windings

#### 2.1.2. Single-stack Variable Reluctance Stepping Motors.

This motor is constructed as a single unit and the cross-section perpendicular to the shaft shown in figure 2.3 reveals the essential differences between the MS and SS types. As it can be seen, each stator tooth has a separate winding which produces radial magnetic field. The windings on opposite teeth are connected together to form one phase. Since there are six stator teeth, there are three phases in this motor. Another important difference from MS-VR motor is that the rotor has a different number of teeth to the stator.

The step length calculation is the same with the MS-VR motor. N, number of phases, p number of rotor teeth. The tooth pitch is 360/P degrees corresponding to a movement of N steps, so:





Fig. 2.3. SS-VR Stepping Motor


#### 2.1.3. Hybrid Stepping Motors

Since the motor which is used in the thesis application is a hybrid type motor, the explanation about this type will be more detailed.

This type of motors have a permanent magnet on their rotor. The main flux path for the magnet flux is illustrated in Figure 2.4(a). There are typically eight stator poles, as in Figure 2.4 (b), and each pole has between two and four teeth. The stator poles have windings which are used to direct the flow of magnet flux through certain poles according to the rotor position required. There are two windings (phases), winding A is placed on poles 1,3,5,7 and winding B is on 2,4,6,8. Successive poles of each phase are wound in the opposite sense,



(a) Cross-section of a hybrid motor parallel to the shaft



b) Cross-Section of hybrid motor perpendicular to the shaft.

Figure 2.4. Cross sections of an H motor

Sequential excitation of phase windings provides continous rotation of the motor. If the excitation of A is removed and B excited with positive current then alignment of the stator and rotor teeth has to occur under poles 4, 8 of section X and poles 2,6 of section Y in the Figure 2.4(b). The rotor moves one step clockwise to attain the correct position. Clockwise rotation can be obtained by the sequence A-, B-, A+, B+, .... Sequence cause the motor to turn in the direction of anticlockwise.

The step length is related to the number of rotor teeth, p. A complete cycle of excitation for the hybrid motor consists of four states and produces four steps of rotor movement. The excitation sequence is the same before and after these four steps, so the alignment of stator/rotor teeth must occur under the same stator poles. Therefore four steps correspond to a rotor movement of one tooth pitch (= 360/P degrees) and for the hybrid motor:

Step Length = 360/4.p degrees. (1)

The motor which is given in the Figure 2.4.b has 16 rotor teeth resulting a step length of 5 degrees. H motors are usually produced with smaller step lengths than this. For example, a H motor having 50 rotor teeth takes a step with 1.8 degrees.

As being different from these two types of stepping motor discussed in previous sections, there are available some other type of motors capable of stepping action. These are permanent magnet stepping motor and electrohydraulic stepping motor. The detailed information about these rarely used motors can be found in the reference "l".

### 2.1.4. Comparison of Motor Types

It is not possible to specify any type of motor which

is proper for all type of applications. The system designer should detect the requirements of his particular application.

H motors have small step angles (typically 1.8 degrees) which is very important when high resolution angular positioning required. The torque producing capability for a given motor volume is greater in the H than in the VR motor. (1) For applications requiring small step length and high torque, an H motor is natural choice. In the case of H motor, the unexcited magnet flux produces a small detent torque which is useful in applications where the rotor position must be preserved during a power failure.

Since VR motors has longer step lengths and lower mechanical inertia than H motors, they should be chosen where the applications require longer distance movements and faster acceleration.

When a stepping motor is to be chosen, the following information should be determined. Operating speed, torque and load inertia, required step angle, time to accelerate, time to decelerate, type of drive system to be used, size and weight considerations.

### 2.2. How to Drive a Stepping Motor

It is well known that the performance of the stepping motor is determined, to a large extent, by the type of the drive circuit. There are two main types of the drive circuits.

The VR motor phase currents need only be switched on or off, so a simple unipolar drive circuit is suitable for this type of motors. For the H motors, there are only two phases, but the current polarity is important and a bipolar drive is required to give bidirectional currents.

### 2.2.1. Unipolar Drive Circuit

The simplest system is the resistance limited (R/L) drive, the essential of which is shown in Figure 2.5.




Figure 2.5. Unipolar Drive Circuit

The phase winding is excited when related transistor is saturated. The phase winding has a considerable inductance, so the natural time constant (L/R) is long. At high speed,

the phase current can not attain the rated phase current. For satisfactory result, a forcing resistance should be added to reduce electrical time constant. ( $L/(R+R_f)$ ) of course, a proportional increase in supply voltage  $V_g$  is required.

Because of the finite phase inductance, the phase current cannot be switched off instantaneously. When transistor is turned off, the current decays through a free wheeling diode and resistor, so that the transistor may be protected from the inductive voltage spikes.

#### 2.2.2. Bipolar Drive Circuit

Bipolar drive circuits are developed for use with H and PM stepping motors. One phase of a transistor bridge bipolar drive circuit is shown in Figure 2.6. The transistors are switched in pairs according to the current polarity.




Figure 2.6. One phase of transistor bridge bipolar drive circuit

For positive phase current, transistor Tl and T4 are turned on. In the opposite case the transistors T2 and T3 are turned

on so that the current direction in the phase winding is reversed.

A bridge of four diodes, connected in reverse parallel with the transistors provides the path for freewheeling currents. Freewheeling currents in the bipolar drive decay more rapidly than in the unipolar drive, because they are opposed by the dc supply voltage. (1)

In the case of H and PM stepping motors, the drive circuit cost is very high. The bridge configuration base drive circuits has the additional complication since they need optical isolation for the pair of transistors cannected to the positive supply rail. As far as drive costs are concerned, the H and PM motors have considerable disadvantage. To overcome this drawback, motor manufacturers have developed "bifilar wound" hybrid motors, which can be operated with a unipolar drive.

## 2.2.3. Bifilar Windings

A bidirectional field should be produced in the H motor for stepping. By using bifilar windings, the same result can be obtained with a unidirectional current on the two pole windings in opposite senses, as illustrated for one pole in Figure 2.7. The effect of the negative current in the conventional winding is then achieved by positive excitation of the bifilar (-) winding. The bifilar (+) winding is in the place

of conventional winding. Bifilar windings increase the manufacturing cost but simplfy the drive circuit and reduce the cost of it. Because the motor which is used for the application of the thesis has bifilar windings, the drive circuit which is developed is for this type. The detailed information about drive circuits used with bifilar winding H motors will be given in the next chapter.




Figure 2.7. Comparison of conventional and bifilar windings

#### 2.3. Some Important Characteristics of the Stepping Motors

As it is known, the stepping motor is developed for the accurate positioning of a mechanical load. Since a mechanical load is concerned, static and dynamic torque characteristics of these motors are very important to use them accurately.

#### 2.3.1. Static Torque Characteristics

External load torques cause small positional errors when the motor is stationary. This type of position error is non-cumulative, i.e. it is not dependent on the number of steps previously taken.

The maximum allowable static error should be determined before the choice of motor. Manufacturers generally give the static torque/motor characteristics as shown in Figure 2.8. These characteristics shows the torque developed by the motor as a function of rotor position for several values of winding currents.




Figure 2.8. Static torque/rotor position characteristics at various phase currents

The peak static torque is a torque which is developed by the rated current. The maximum load which can be applied under static conditions should be equal to the peak static torque. If the load exceeds the peak static torque the motor cannot hold the load at the position demanded by the phase excitation. A static position error produced by any load can be deduced directly from the static torque/rotor position characteristics.

For a motor with P rotor teeth and a peak static torque  $T_{pk}$  at a rotor displacement  $\Theta$  from the step position the torque produced by the motor:  $T = T_{pk}$  Sin  $p\Theta$ . When a load torque  $T_L$  is applied the rotor is displaced from the demanded position by the angle  $\Theta$ e at which the load and motor torques are equal:  $T_L = T = T_{pk}$  Sinp $\Theta$ e and the static position error is:

$$\Theta_{\rm e} = \sin^{1}(-T_{\rm L}/T_{\rm pk})/p$$
 (1)

As it can be seen, the static position error can be reduced by increasing the peak static torque. This improvement can be achieved by using multi-phase excitation.

In the case of H motor, If the motor is bifilar wound there are four phases. For each phase, the static torque/rotor position characteristics are shown in Figure 2.8. The characteristics can be approximated by the sinusoidal functions.

$$\begin{array}{ll} \mathbf{T}_{\mathrm{A}} + = & -\mathbf{T}_{\mathrm{pk}} \mathrm{Sin}(\mathbf{p}\,\boldsymbol{\theta}) & \mathbf{T}_{\mathrm{B}} + = & -\mathbf{T}_{\mathrm{pk}} \mathrm{Sin}(\mathbf{p}\,\boldsymbol{\theta} - \mathcal{T}/2) \\ \mathbf{T}_{\mathrm{A}} - = & -\mathbf{T}_{\mathrm{pk}} \mathrm{Sin}(\mathbf{p}\,\boldsymbol{\theta} - \mathcal{T}/2) & \mathbf{T}_{\mathrm{B}} + = & -\mathbf{T}_{\mathrm{pk}} \mathrm{Sin}(\mathbf{p}\,\boldsymbol{\theta} - 3\mathcal{T}/2) \end{array}$$




Figure 2.9. Static torque/rotor position characteristics for a hybrid motor

- a. one-phase-on excitation
- b. two-phases-on excitation

When a pair of phases are excited, the peak static torque is improved by a factor 1.4 over one phase-on excitation.

$$T_A + B + = T_{A+} + T_{B+} = -T_{pk} Sin(p\theta - \pi/4) Cos \pi/4$$
  
= -1.4  $T_{pk} Sin(p\theta - \pi/4)$  (1)

The static positional error can be reduced by connecting the motor to the load by a gear or a leadscrew.

#### 2.3.2. Torque/Speed Characteristics

The most important characteristic of the stepping motors is the pull-out torque/speed (step rate) characteristic showing the maximum torque which can be developed at each operating step rate. As the stepping rate is increased the motor can provide less torque because the rotor has less time to drive the load from one position to the next as the stator winding current is shifted.




Figure 2.10 Pull-out Torque Speed Characteristic

In the start range, the load position follows the pulses without losing steps. The slew range is that in which the load velocity follows the pulse rate without losing steps, it can not start, stop or reverse on command.

## III. THE SYSTEM USED TO DRIVE THE GIVEN MOTOR

## 3.1. The Stepping Motor Which is Used


The motor used in this thesis application is a Slo-Syn M092-FD09 Stepping Motor. The related ratings and specifications of this type motor is on the following table.

		_
ELECTRICAL SPECIFICATIONS		
Step Angle	1.8	Degrees
Step Accuracy	<b>∓</b> 5 %	Percentage
Typical Time for Single Step	3.9	M.Second
Nominal DC. Voltage	2.5	Volt
Rated Current Per Winding	4.6	Amperes
Nominal Resistance Winding	0.55	Ohms
Nominal Inductance Winding	2.76	M Henries
MECHANICAL SPECIFICATIONS		
Minimum Holding Torque	21.6	Kg.Cm
Minimum Residual Torque	0.29	Kg.Cm
Typical Torque to Inertia Ratio	17.2	
Number of Leads	8	
Shaft Diameter	9.53	mm
Max Overhang Load	11.3	Kg
Max Thrust Load	22.7	Kg
Approximate Weight	2.5	Kg
Nominal Rotor Inertia	1.23	Kg.Cm <sup>2</sup>
	-	

Table 3.1. Ratings and Specifications of The MO92-FD09 Motor

The rated time for single step is measured with 24 V. DC. drive. These type of motors have permanent magnet rotors and eight pole stators. They have bifilar windings.

Using the full step drive mode on Table 3.2, the motor step angle is 1.8° with 75% precision. The half step drive mode gives a step angle 0.9°. The motor shaft advances 200 steps per revolution (1.8° per step) when a four-step input sequence (full-step mode) is used and 400 steps per revolution (0.9° per step) when an eight step input sequence (half-step mode) is used. The four-step and eight-step input sequences is given on the Tables 3.2. Connection diagram given by the manufacturer is in Figure 3.1.



Unipolar type connection

Figure 3.1. D.C. Stepping Motor Connection Diagram

Four Step Sequence (Full-Step)

STEP	SWl	SW2	SW3	SW4		STEP	SWl	sw2	sw3	SW4
1	ON	OPF	ON	OFF		1	6N	OFF	ON	OFF
2	ON	OFF	ON	OFF		2	ON	OFF	OFF	OFF
3	OFF	ON	OFF:	ON	• • • • • • • • • • • • • • • • • • •	3	6N	OFF	OFF	ON
4	OFF	ON	ON	OFF		4	OFF	OPF	OFF	ON
To re	verse	dire	ction	read		5	OFF	ON	OFF	ON
from	botto	m to	top			6	OFF	ON	OFF	OFF
	-			A		7	OFF	ON	ON	OPP
						. 8	OFF :	OFF	ON	OFF
	DIF	RECTIO	N			1	ON	OFF	OFF	ON
					•			<del></del>		

Eight Step Sequence (Half Step)
Clock Wise Counter-Clock Wise

Table 3.2. Drive Sequences

## 3.2. How to Design a Proper Drive Circuit

As it is known from previous chapter, the performance of motor is very much affected by the drive system which is used. Especially it is difficult to drive the stepping motor in a wide range of speed. Because high speed requires small time constant meaning high forcing resistance and to obtain rated current with this resistor requires high D.C. voltage, but this circuit at low speeds causes unstable operation. The induced voltage on every phase is proportional to the frequency of the fundamental component of phase current.

This induced voltage which increases with increasing speed means that increasing speed requires more voltage than the value only required for rated current and time constant calculated for a specific speed.

In calculating the induced voltage, first a suitable model is to be established and then using this model the phase currents varying with speed can be calculated. The phase circuit model must include the resistance and inductance of each winding. In the H motors phase inductances of the windings is independent of the rotor position. The circuit model also includes the voltages induced in the phase winding by the rotor motion. Because the permanent-magnet flux linking each winding varies sinusoldally with the position of the rotor, these voltages are induced. If a motor has p rotor teeth, then the flux linking A + and A- can be expressed like that

$$\psi_{A+} = \psi_{M} \sin(p\theta)$$
  $\psi_{A-} = \psi_{M} \sin(p\theta)$ 

 $\psi_{\mathsf{M}}$  is the maximum flux linking each winding




Figure 3.2. Circuit model for one phase of a H motor

When the rotor is at the speed of  $d\Theta/dt$ , the induced voltages in the phase windings are:

$$E_{A+} = d\psi_A/dt = p\psi_M Cosp\theta d\theta/dt$$

$$E_{A-} = d\psi_A/dt = p\psi_M Cosp\theta d\theta/dt$$

As it can be seen easily from above equations, the opposing induced voltages  $\boldsymbol{E}_{A}$  and  $\boldsymbol{E}_{A-}$  are proportional to the speed d $\boldsymbol{\Theta}$ /dt. In order to overcome this speed dependent induced voltage, the d.c. drive voltage should be increased proportionaly. The applied voltage must be considered:

$$V_{A+} = R \dot{l}_A + (L/2) di_A / dt + (L/2) di_{A-} / dt + E_{A+}$$

where R is one phase total resistance (including forcing) and L/2 is one phase self inductance, the mutual inductance between bifilar windings is also L/2.

This argument reveals that the most important factor in determining the speed range is the phase voltage. The forcing resistance can be regarded as current-limiting resistance. At high speeds the phase current is low, so the voltage drop on the resistance is also law and the remaining voltage from applied voltage balances the induced voltage which increases with increasing speed.


The drive circuit requirements are now clear: a large

d.c. voltage is necessary at high speeds, but the phase current at low speeds must be limited to prevent power wastage on the series resistance with the same high d.c. voltage.

There are some circuit configurations providing the above requirements. The two best-known types are bilevel and chopper drive circuits.

#### 3.2.1. Bilevel Drive

In this type of drive there are two supply voltages. A high voltage is applied when the phase current is turned on or off, during continuous excitation a lower voltage is applied to maintain the rated phase current. The circuit diagram is shown in Figure 3.3.






Figure 3.3. The bilevel drive and the effective circuits during the excitation interval a)At turn-on b)Continuous Excitation c) At turn-of:

The main advantage of the bilevel drive is its simplicity. A simple one-shot can control the transistor T<sub>2</sub> at the begining of the each excitation interval for a fixed time. One disadvantage of this type drive is that, during excitation interval the winding current may not overcome the induced voltage.

#### 3.2.2. Chopper Drive

This type of drive circuit has only one supply voltage being high. This voltage is applied to the phase winding whenever current falls below its rated value.

The operating principle of the circuit which is shown in Figure 3.4 can be easily understood by studying this circuit and the diagrams shown in Figure 3.5.

The chopper drive requires more sophisticated control circuitry which increases the cost of the drive circuit. The  $T_2$  base drive requires a Schmitt triggering of the voltage  $\boldsymbol{V}_c$  to determine transition levels. If these levels are not well separated the transistor  $T_a$  switches on and off at a very high frequency, causing interference with adjacent equipment and additional iron losses in the motor. However the chopper drive have the advantage that the available supply voltage is fully utilized, enabling operation over the widest possible speed range and the power losses in forcing resistors are eliminated, giving a good system







Figure 3.4. The chopper drive and the effective circuits during the excitation interval; a. Current less than rated b. Current greater than rated.



Tigure 3.5. Chopper drive current waveform and transistor switching times.

efficiency.(1)

At this stage, it should be asked which configuration is used in this thesis. None of them. A new approach is developed and used to obtain a wide range of speed with the given motor.

A dedicated microcomputer is developed to control the motor operation. Since there is a microcomputer for control purpose, it is considered that the d.c. drive voltage can be adjustable with speed. So, a programmable power supply is developed and used in stead of bilevel and chopper drives. Then a cost effective conventional drive circuit shown in Figure 3.6. is designed.

#### 3.3. Drive Circuit and Related Calculations.

A unipolar drive circuit is used because the given H motor is a bifilar wound motor. Forcing and freewheeling resistances are shared by two windings of the same phase since the only one of them is activated in both drive modes. The resistance values should be calculated for desired speed range. The desired speed range is 2-2000 step/second. The d.c. drive voltage can be programmed in the range of 5V-47 volts.

Nominal phase resistance: 0.55

Nominal phase industance: 2.76 mH

Rated Current per Winding: 4.6 Amperes

In the case of 2000 step/s. sum of the turn-on and turn off electrical time constants should be at least 1/1000 sec.




Figure 3.6. Unipolar drive circuit for one phase of the motor.

Turn-on time should not exceed 0.5 mS. Then total winding resistance  $R_{\tau\!\!\!/}$  can be calculated like that:

$$T = L/R_T = 0.5 \text{ mS}$$

$$R_T = 2.76.10^{-3}/0.5.10^{-3}$$

$$R_T = 5.52 \text{ Ohms}$$

Since the winding resistance  $R_{_{\!\boldsymbol{W}}}$  is 0.55 ohms the forcing resistance  $R_{_{\!\boldsymbol{\Gamma}}}$  should be:

$$R_f = R_T - R_w = 5.52 - 0.55$$
  
 $R_f = 4.97$  Ohms.

A 5 ohms 30 watts resistor is used for this purpose.

If the power dissipated on this resistor at the rated current is considered, it is calculated as  $W_R = RI^2 = 5 \times (4.6)^2 = 105.8$  Watts. This is very high than it is required, but at low speeds the voltage is decreased. For example, at 2 step/sec. the voltage is adjusted to 5 Volts. Then the power dissipated is approximately 5 watts. At high speeds the current is switched with a high frequency and so, the average power dissipated is two times lower than the calculated value for continous operation at the same d.c. drive voltage.

The freewheeling resistance may be omitted, then turn-off time constant is equal to turn-on time. But the absence of this resistance overloads the freewheeling diode, so a powerfull switching diode (BY297) is used.

Since the drive transistors are darlington type, they can be driven directly from PIO output.

# 3.4. Programmable Power Supply.

A simple 6 digit D/A converter is designed and the output of the D/A converter is boosted to be able to supply rated current of the motor.

A hex. D type latch chip is used to latch the digital input of the D/A converter. The D/A converter is a simple R-2R ladder network. The converter-resistor array of Figure 3.7. a uses resistors only two sizes, R and 2R. It is to be understood that when Sk=1, the corresponding resistor

is connected to a voltage  $V_R$  and when  $S_R = \emptyset$ , the resistor input is grounded. If the simplest situation is considered where  $S_0 = 1$  and the others  $S_1$ ,  $S_2$ ,  $S_3 = 0$ . Applying Thevenin's theorem, the Figure 3.7.c is obtained. At the output, each digital input contributes its proper relative binary weight. For the circuit shown in Figure 3.7.a, the output analog voltage will be:

$$V_0 = V_R/2^6 (s_5^2 + s_4^2 + s_3^2 + s_2^2 + s_1^2 + s_0^2)$$

More generally:

$$V_{0} = \frac{V_{R}}{2^{n}} (S_{n} + 2^{n-1} + S_{n} - 2^{2^{n-1}} + \dots + So2^{0})$$

$$R = \frac{V_{R}}{2^{n}} (S_{n} + 2^{n-1} + S_{n} - 2^{2^{n-1}} + \dots + So2^{0})$$

$$R = \frac{V_{R}}{2^{n}} (S_{n} + 2^{n-1} + S_{n} - 2^{2^{n-1}} + \dots + So2^{0})$$

$$R = \frac{V_{R}}{2^{n}} (S_{n} + 2^{n-1} + S_{n} - 2^{2^{n-1}} + \dots + So2^{0})$$

$$R = \frac{V_{R}}{2^{n}} (S_{n} + 2^{n-1} + S_{n} - 2^{2^{n-1}} + \dots + So2^{0})$$

$$R = \frac{V_{R}}{2^{n}} (S_{n} + 2^{n-1} + S_{n} - 2^{2^{n-1}} + \dots + So2^{0})$$

$$R = \frac{V_{R}}{2^{n}} (S_{n} + 2^{n-1} + S_{n} - 2^{2^{n-1}} + \dots + So2^{0})$$

$$R = \frac{V_{R}}{2^{n}} (S_{n} + 2^{n-1} + S_{n} - 2^{2^{n-1}} + \dots + So2^{0})$$

$$R = \frac{V_{R}}{2^{n}} (S_{n} + 2^{n-1} + S_{n} - 2^{2^{n-1}} + \dots + So2^{0})$$

$$R = \frac{V_{R}}{2^{n}} (S_{n} + 2^{n-1} + S_{n} - 2^{2^{n-1}} + \dots + So2^{0})$$

$$R = \frac{V_{R}}{2^{n}} (S_{n} + 2^{n-1} + S_{n} - 2^{2^{n-1}} + \dots + So2^{0})$$

$$R = \frac{V_{R}}{2^{n}} (S_{n} + 2^{n-1} + S_{n} - 2^{2^{n-1}} + \dots + So2^{0})$$

$$R = \frac{V_{R}}{2^{n}} (S_{n} + 2^{n-1} + S_{n} - 2^{2^{n-1}} + \dots + So2^{0})$$

$$R = \frac{V_{R}}{2^{n}} (S_{n} + 2^{n-1} + S_{n} - 2^{n-1} + \dots + So2^{0})$$

$$R = \frac{V_{R}}{2^{n}} (S_{n} + 2^{n-1} + S_{n} - 2^{n-1} + \dots + So2^{0})$$

$$R = \frac{V_{R}}{2^{n}} (S_{n} + 2^{n-1} + S_{n} - 2^{n-1} + \dots + So2^{0})$$

$$R = \frac{V_{R}}{2^{n}} (S_{n} + 2^{n-1} + S_{n} - 2^{n-1} + \dots + So2^{0})$$

$$R = \frac{V_{R}}{2^{n}} (S_{n} + 2^{n-1} + S_{n} - 2^{n-1} + \dots + So2^{0})$$

$$R = \frac{V_{R}}{2^{n}} (S_{n} + 2^{n-1} + S_{n} - 2^{n-1} + \dots + So2^{0})$$

$$R = \frac{V_{R}}{2^{n}} (S_{n} + 2^{n-1} + S_{n} - 2^{n-1} + \dots + So2^{0})$$

$$R = \frac{V_{R}}{2^{n}} (S_{n} + 2^{n-1} + S_{n} - 2^{n-1} + \dots + So2^{0})$$

$$R = \frac{V_{R}}{2^{n}} (S_{n} + 2^{n-1} + S_{n} - 2^{n-1} + \dots + So2^{0})$$

$$R = \frac{V_{R}}{2^{n}} (S_{n} + 2^{n-1} + S_{n} - 2^{n-1} + \dots + So2^{0})$$

$$R = \frac{V_{R}}{2^{n}} (S_{n} + 2^{n-1} + S_{n} - 2^{n-1} + \dots + So2^{0})$$

$$R = \frac{V_{R}}{2^{n}} (S_{n} + 2^{n-1} + S_{n} - 2^{n-1} + \dots + So2^{0})$$

$$R = \frac{V_{R}}{2^{n}} (S_{n} + 2^{n-1} + S_{n} - 2^{n-1} + \dots + So2^{0})$$

$$R = \frac{V_{R}}{2^{n}} (S_{n} + 2^{n-1} + S_{n} - 2^{n-1} + \dots + So2^{0})$$

$$R = \frac{V_{R}}{2^{n}} (S_{n} + 2^{n-1} + S_{n}$$

Figure 3.7. R-2R Ladder D/A Converter.

This D/A converter output is amplified with the use of op-amp. The output current of the op-amp is also boosted to provide the rated current to the drive circuit. The complete circuit diagram of the programmable power supply is given in Figure 3.8.




Figure. 3.8. Programmable Power Supply.

A careful study of the above D/A converter reveals that it is an active low converter. The circuit especially designed because TTL IC's low output levels are more consistent than the high output levels. The output current of the op-amp drive a BDl37 transistor which forms a darlington pair with parallely connected pass block. The pass block consists of two 2N3055 power transistors.

## 3.5. How to Control the Stepping Motor

In previous chapter and sections, the choice of stepping motor and design of a proper drive circuit is carefully
studied to obtain a good performance. At this stage, the
question which will be answered is how the motor and the drive
system are to be controlled. Since the aim of the thesis is
to study the capabilities of the stepper motor, a microprocessor
based control system is designed such that software capability
provides required flexibility for research and development.

A block diagram for a typical open loop mp based control system is given in Figure 3.9. Digital phase control signals are generated by the mp. and applied to the drive circuit. In an open-loop control scheme there is no feed back of load position to the controller and therefore it is important that motor responds correctly to each excitation change. If the load parameters are constant with time, the optimum open loop performance can be easily obtained. However, in most applications. the load is not constant and so an optimal control can not be obtained easily.




Figure 3.9. A microprocessor based open-loop control.

## 3.5.1. Time Optimal Control

The main function of any stepper motor control circuit is to generate phase control signals at correct sequence with a correct timing. Generally in most applications the task of the motor is to run in the given direction with the given step size. This given step size can be run in any time, but the desired running is to complete required step size in a minimum time interval.

In general the maximum starting rate of a stepping motor system is much lower than its slew rate (pull-out), so positioning time can be reduced by accelerating the motor over several steps until the maximum slew rate is reached. As the target position is approached the speed is decelerated to the maximum starting/stopping rate in order to be able to stop the motor at target position.

Acceleration and deceleration are necessary to improve move time and setling. Thus timings of the phase control signals are generated by a microprocessor using stored acceleration/deceleration tables, where acceleration/deceleration profiles are linear or piece-wise linear segments determined experimentally. The mp. control acceleration up to the maxinum frequency (N $_{\rm A}$  steps) or deceleration from the maximum frequency to the settling (N $_{\rm D}$  steps), for motor move lengths shorter than N $_{\rm A}$  + N $_{\rm D}$ , the program must look a head and change from acceleration to deceleration at the proper point.(2)

In order to study the acceleration/deceleration capability of any given stepper motor under various conditions, the microcomputer control program provides to the user to enter all stepper motor related conditions; direction, step mode, start speed, step size, acceleration, intermediate half stepping. If any impossible condition is entered, related error messages informs the user. For example, acceleration must not be wanted without entering a finite step size. (Error 2) For error messages look at the appendix D which is microcomputer user manual.

Since acceleration could be given in the range of 1-7F step/sec<sup>2</sup> and any external timer (CTC) is not used, acceleration could be piecewise. If a programable external timer could have been used acceleration profile might be more linear. In the calculation routine, the given step size (N) is divided by two and  $N_A = N_D = N/2$ . If the maximum slew speed rate is reached-starting from the given start rate-with the entered acceleration in a step length (n) smaller than  $N_A$ , the motor attain the maximum slew speed rate along the step length of  $(N_A-n+N_D-n=N_A+N_D-2n)$  and then decelerate along the step length of n. Then, the entered step size is completed;  $N=n+N_A+N_D-2n+n=N_A+N_D$ . If the maximum slew speed rate is not reached, the given step size is completed by changing acceleration to deceleration at the end of the  $N_A$  step.

The acceleration is taken into account at every second, e.g. if a acceleration is 3 step/sec<sup>2</sup> and the starting speed rate is 20 step/sec then in the first one second the motor runs at 20 step/s., in the second one second the motor runs at 23 step/s and so on.

The above explanations are summarized in Figures 3.10.a.b.c and a detailed information about this subject is given in the control program of the stepping motor.




Figure 3.10. a,b)Time Optimal Positioning c) Piece-wise acceleration.

#### IV. MICROCOMPUTER PART OF THE CONTROL CIRCUIT

### 4.1. Selected CPU and Information About It

#### 4.1.1. Why Z80?

The ZILOG Z80A microprocessor has been used as a CPU of the microcomputer unit. The choice of Z80 is on purpose. It has a very powerful instruction set which makes program development easy and Intel 8080, 8085 instruction set is subset the Z80's, providing that Intel CPU users can operate the microcomputer and also the programs developed for these Intel CPUs can be run directly on Z80.

## 4.1.2. Internal Structure of the Z80

The Z80 is an 8 bit processor. Its address bus is 16 bits wide and specifies an external memory address O to 65535, since the Z80 has no memory mapped I/O. In memory mapped I/O, a position of the memory address must be dedicated to addresses of I/O devices.

The Z80 has 14 general purpose 8 bits registers designated A,B,C,D,E,H,L and A',B',C',D',E',H',L'. Only one set

of seven registers and related flag registers F and F' can be activated. A special instruction selects AF or A'F' while another instruction selects B,C,D,E,H,L or B',C',D',E',H',L'. There are four possible combinations which provide process switching and more register storage in CPU. The remaining CPU registers I,R,Ix,IY, SP and PC are special purpose. The index registers Ix and IX are two 16 bit registers that provide indexed addressing. The interrupt vector register I is an 8 bit register that can be loaded with 8 bit of data specifying a memory address. This address is combined with lower order 8 bits of address supplied by the interrupting device. The I register is used with one of three interrupt mode which the Z80 may utilize under program control. register is the 8 bit memory refresh register. When external memory is made up of dynamic memories, the R register allows automatic refreshing. (4)




Figure 4.1. Internal structure of the Z 80

# 4.1.3. Interface Signals and Timing of the Z80

Address Bus is 16 bits wide, and 64 Kbytes of memory can be addressed directly. When I/O instruction executed lower 8 bits AO-A7 contain I/O address. During refreshing, contents of R register appears on AO-A7.

 $\overline{\text{BUSRQ}}$  (input),  $\overline{\text{BUSAK}}$  (output) pins are used for DMA purposes.  $\overline{\text{MRQ}}$  is tristate active low signal indicating that the address bus holds a valid memory address. The  $\overline{\text{RD}}$  and  $\overline{\text{WR}}$  signals are tristate active low outputs indicating that whether the memory or I/O operation is to be read or write. The  $\overline{\text{RFSH}}$  is not used with normal memory operation. When  $\overline{\text{RFSH}}$  and  $\overline{\text{MRQ}}$  are both active, R register content is on the lower portion of address bus, and external dynamic memory use the AO-A7 to implement one of the refresh cycles.




Figure 4.2. Interface Signals of the Z80




Figure 4.3. Timings of the read and write operations.

The  $\overline{\text{IORQ}}$  signal is a tristate active low output, indicating that the address bus now contains a I/O address.  $\overline{\text{IORQ}}$  is also used together with  $\overline{\text{MI}}$  for interrupt responses. The  $\overline{\text{MI}}$  signal is active low output signal that indicates the microprocessor is in the fetch cycle of the instruction. The  $\overline{\text{WAIT}}$  signal is an input signal associated with slow memories or I/O devices. The  $\overline{\text{HALT}}$  signal is an active low output signal that goes low during the execution of halt instruction.

The RESET signal is an active low input that is used as a master CPU reset.

The  $\overline{\text{NMI}}$  is a negative-edge triggered input that specifies a non-maskable interrupt is to be performed. The main interrupt request signal  $\overline{\text{INT}}$  is an active low input signal that is supplied by external devices to cause an interrupt. The CPU accepts the interrupt if it is not masked and acknowledges the interrupting device by sending out an  $\overline{\text{IORQ}}$  during the fetch  $(\overline{\text{MI}})$  time of the next instruction.

# 4.2. Hardware of The Microcomputer

The hardware of the microcomputer consists of following main parts. Clock an reset circuit, interrupt circuit, memory and I/O decoding, keyboard and display circuit.

# 4.2.1. Clock and Reset Circuit

A crystal controlled circuit is used to maintain consistant execution time. There is a 390 ohms pull up resistor

that the clock signal satisfies both AC and DC clock signal requirements of the Z80. The reset circuit allows the computer to start program execution immediately after power is turned on. The program execution can be stopped and restarted by using reset button.




Figure 4.4. Clock and Reset Circuits

## 4.2.2. Memory and I/O Decoding Circuits

Eight different  $\overline{\text{CS}}$  signals for memory devices are obtained by using a 1 of 8 decoder chip. (74LS138). Each  $\overline{\text{CS}}$  signal selects 2K bytes memory devices being 2716 as EPROM and 6116 as RAM. Then, there are 8 memory chips on board. Another 1 of 8 decoder chip is used for the purpose of I/O decoding. Each I/O  $\overline{\text{CS}}$  signal includes three successive internal port addresses, i.e. when one of these three internal ports is addressed, related  $\overline{\text{CS}}$  signal is activated automatically.




Figure 4.5. Memory and I/O Ports Decoding Circuits




Figure . 4.6 Keyboard and Display Circuit

## 4.2.3. Interrupt Circuit

In order to detect some slow mechanical displacements, interrupt facility of the CPU can be used. But slow, i.e. a long active low pulse on CPU interrupt pin can cause multiple interrupt because of the automatic masking of the interrupt. To overcome this problem a dual One Shot IC is used to shorten the long interrupting pulses for both INT and NMI.

### 4.2.4. Keyboard and Display Interface

A Keyboard consists of pressure or touch activated switches. A combination of hardware and/or software means are required to detect which key has been pressed. Encoded and nonencoded keyboards are available. Encoded keyboards include the hardware necessary to detect which key was pressed and to hold that data until a new key stroke. The encoded ones are very easy to use but they are expensive. Non-encoded keyboards have no hardware and must be analyzed by a software routine. (5)

A non-encoded keyboard is used on this microcomputer. As a display, six 7 segment display digits are used. Key columns and display digits are scanned together. Whenever a digit is selected, an input operation is made from port C upper whether there is a key stroke on the related column or not. If there is no key pressed on the selected digit column, CPU reads all O from the port C upper. Common anode digits (columns) are scanned by a walking one. If there is a key

pressed, the related one is read from one of the rows of port C upper. Keyboard routine recognizes the key which is pressed. This key identification tecnique is known as "row scanning". After this first key stroke detection; monitor waits untill the same column (digit) is activated such that this next detection and check provides key-debounce time (6x delay time between each digit selection = 10 mS). This is a software solution to key bounce problem which causes multible data entry. After the second detection, required key operation is made and monitor waits for release of the same key. Release detection of the key is also verified in order to prevent key bounce problem.

Release detection and verification provides n key lock out facility. Rollover is the problem caused when more than one key is pressed at the same time. The two main techniques used to solve this problem are the n-key rollover and n-key lock out. N-key rollover either ignore all keys pressed until only one remains down. N-key lock out takes into account only one key pressed. The first key pressed generates the code, the other ones are ignored. Each key should be released before the next one is pressed down.

Transistor buffer stages are used in the keyboard display circuit. This is because, when multiplexing, each display must be 6 times bright as when it operates alone, since it is an 1/6 times as long. Thus, currents needed for each digit are 6 times as large. PIO IC can not provide this current, so external discrete transistors are used.

#### V. EXPERIMENTAL RESULTS, DISCUSSION AND CONCLUSION

# 5.1. <u>Drawbacks of The Microprocessor Based Stepping Motor</u> Control

Microprocessor based control can be achived by using two different approach: software-intensive, hardware-intensive. In software-intensive system (the system which is used) phase control signals are generated by a dedicated micro-processor, but in the case of hardware-intensive system, there is a hardware controller which operates only with given target position information and start command by the microprocessor. In applications involving the real-time control of several other devices the hardware-intensive approach is the more realistic choice because of programming constraints.

The software intensive control provides accurate and detailed timing. If the time taken to execute one cycle of delay routine is  $T_1$  and the time occupied in changing excitation, step count and delay pointing is  $T_2$ , then, for a

delay count "d", the time between excitation changes is:

Step Interval: dT<sub>1</sub> + T<sub>2</sub>

T<sub>1</sub> and T<sub>2</sub> are fixed by the number of processor instruction cycles required to execute the corresponding section of software. The Table 5.1. illustrates the weakness of the software based system. As it can be seen from the table, at low speeds a double decrement of delay count value corresponds one increment at step rate, but at high speeds a double decrement of delay count corresponds more and more increment at step rate with increasing speed.

Stepping Rate(Step/s)	Delay Count Value.
240	0222
241	0220
	<b>-</b>
512	OOFE
517	OOFC
	• • • • • • • • • • • • • • • • • • •
899	0082
1023	0080

Table 5.1. Stepping Rate and Delay Count Value Relationship.

Constant and nonavoidable  $T_1$  and  $T_2$  creates the above problem. In order to overcome this drawback, hardware-inten-

sive approach should be chosen and used. In the case of hardware-based control, the maximum operating speed of the motor is no longer restricted by its ability to jump between discrete stepping rates. So, the maximum operating speed of the motor can be increased by using hardware-based control.

The acceleration profile for given conditions is calculated and stored in a look-up table. Since a real-time timing is necessary and this is also provided by microprocessor, each delay count is used along 1 sec. then the next delay count is used along the second 1 sec. So acceleration and deceleration is performed with 1 sec. intervals.

The speed condition entered from keyboard can not be realized at the given value because of the time  $(T_2)$  occupied by the drive routine itself.  $T_2$  disturbes a wide range real time timing. To optimize this effect, an average speed (600 step/sec.) is selected and speed timing is adjusted to this value. The speed values higher and smaller than this optimized value do not correspond to real speed. When the difference between the given speed value and the optimized speed value (600 step/s.) increases, the difference given and realized speed rates also increases.

If an external programmable timer is used to generate real timing, then more linear acceleration and deceleration can be achieved.

# 5.2. About Drive Circuit Which is Used

In order to run a stepping motor in a wide range of speed, bi-level and chopper drives are generally used, as it is mentioned in Chapter III. As a new approach, a conventional drive circuit with programmable power supply is designed, developed and tested. Although the desired speed range is reached with this type of drive circuit, the result is worse than the result obtained from the use of chopper drive, better than bi-level drive. This is because the D/A converter bit number is restricted by the time occupied by drive routine. An 8 bit D/A converter provides 256 different supply voltage level, but it requires a long comparison routine to obtain proper power code for given delay (speed) This increments the drive routine time and speed adjustment becomes more difficult. So, in order to optimize time and power requirements, only 10 level adjustment is provided although the D/A is designed as 6 bit.

Actually this type of drive system may be called as multi-level drive and it operates better than bi-level, but worse than chopper drive systems.

Chopper drive action can be obtained by using a power supply having current limit facility as the main supply of the drive system.

## 5.3. Step Response Related Considerations

Since stepping motors run step by step, step response of the motors have great importance as far as correct positioning is concerned. When a step signal is taken by a stepping motor, the motor makes the single step angular rotation within a period of time which is called "step response time". This time is a function of the torque to inertia ratio of the motor and of the characteristics of the drive circuits.

DC drive voltage level has the most important effect on the step response. The photographs given in the next page reveals that, there is no overshoot with 7 Volt DC drive level, but overshoot increases and rise time decreases with increasing DC drive level(12V, 17V). First three photographs are taken at different DC voltages without load. The last one is taken with load at 17 V DC drive voltage. With load, as it can be seen from last photograph; overshoot decreases and rise time increases.

The results obtained from above tests are summarized in the Table 5.2.

DC level	Load	Overshoot %	Rise Time	Settling Time (5 % of st
7 Volt	No	3	6 ms	25 ms
12 Volt	No	20.4	4 ms	24 ms
17 Volt	No	55.5	2.5 ms	30 ms

8 ms

35 ms


Table 5.2. Step Response Test Results.

9.3


17 Volt

Yes


STEP RESPONSE PHOTOGRAPHS AT VARIOUS CONDITIONS




a.  $V_{cc} = 7 V$ ., No load



b.  $V_{cc} = 12 V_{\bullet}$ , No load



 $c_{\bullet}$   $V_{cc} = 17 V_{\bullet}$ , No load



d.  $V_{cc}=17 V_{\bullet}$ , With load

As it can be seen from photographs, the single step response is very oscillatory. In applications requiring frequent accurate positioning, this poorly-damped response can be a great disadvantage. The photographs reveals that the stepper motor-load combination can be represented by second order differential equation. The torque generated by the motor should be equal to;

$$T_g = T_L + DW + J dw/dt$$
 (5.1)

where  $\mathbf{T}_{\mathbf{L}}$  is load torque, D is coefficient of viscous friction, J is total moment of inertia, W is angular velocity.

Motor torque  $(T_g)$  at a rotor position  $\theta$  is -  $T'\theta$ ; where T' is the stiffness of the static torque/position characteristic. Stiffness is the slope of the mentioned characteristic at the equilibrium position. (Figure 2.8).  $\theta$  is angular displacement and  $W = d\theta/dt$ . Then the equation 5.1 will be:

$$-T'\Theta = T_{T_i} + DW + Jdw/dt$$
 (5.2)

$$-T'\theta = T_{T} + Dd\theta/dt + Jd^2\theta/dt^2$$
 (5.3)

At no load conditions:

$$J d^2\theta/dt + Dd\theta/dt + T'\theta = 0$$
 (5.4)

Frequency of oscillation and the damping ratio can be derived from above equation.

 $f = (T'/J)^{1/2}/2\pi$ ; the undamped natural frequency of oscillation

 $S = D/2 (T \cdot J)^{1/2}$ ; damping ratio

The value of the damping ratio is important. It shows whether the oscillation dies or not.

If  $\delta < 1$  ; oscillation will not die (undamped)

If S = 1; critically damped

If  $\delta > 1$  ; oscillation is overdamped.

In order to obtain damped step response, S should be equal to or greater than unity and this means; D should be equal to or greater than  $2(T^{1}.J)^{1/2}$  Damping ratio can be increased by increasing the coefficient of viscous friction (D) and by decreasing total inertia (J) and the stiffness ( $T^{1}$ ).

D can be increased by introducing additional viscous friction, so that the rotor oscillations decay at a faster rate. If motor and load have been chosen, decreasing total inertia is impossible.

T' (stiffness) is very much affected from the drive system which is used. This parameter provides to the user to run the motor with steps having no overshoot. As it can be seen in Figure 2.8, the T' decreases with decreasing phase current. If a specific load is to be driven at a specific speed, it is possible to obtain a step response without any oscillation by adjusting the drive circuit to give proper

current to the motor. It is the case in photographs

For the damping purpose, electrical and mechanical means are used. One mechanical method of damping is to increase viscous friction. However the use of straight forward viscous friction is undesirable because the operation of the motor at high speeds is severely limited by the friction torque. More detailed information about damping can be found in references (1,7).

When a stepping motor is operated at its natural frequency, an increase in the audio and vibration level of the motor may occur. The resonant behavior of the motor causes the loss of torque at specified stepping rates, as it can be seen with the dips in the Figure 2.10. Resonance usually occur when the motor is excited where the rotor is in advance of the equilibrium position and has a positive velocity, as indicated in Figure 5.1.




Figure 5.1. Regions of the single step response in which phase switching leads to resonance.

#### 5.4. Conclusion

If it is summarized, the important points to drive a stepping motor are the followings.

- a. Drive system has very much effect on the behaviour of the motor. If the motor is to be driven in a wide speed range, chopper drive system should be used. It doesn't need any software and short software means more reliable speed adjustment. If the load and speed is constant and the speed is in the range of start/stop speed of the motor, then a conventional unipolar drive system with a constant dC supply can be used.
- b. If a software-intensive microprocessor control is to be used, control program should be shortened. It provides more reliable timing in a wider speed range. If it is possible external clock-timer chip (CTC) should be used then acceleration and deceleration will be more linear and the control software will be also shortened since the delay counts will be omitted.

In application requiring control of several other devices the hardware-intensive approach should be preffered.

c. In applications requiring frequent accurate positioning the step response of the motor is very important and the poorly damped response can be a big problem. For example, if a stepping motor is used to drive the carriage of a teletype then the system must come to rest for the printing

of each letter. The operating speed of the teletype is limited by the time taken for the system to settle to within the required accuracy at each letter position. For this applications, either a motor having some type damping should be selected or a carefully designed drive system (for that load-speed combination) should be used.

Stepping motors offer many advantages as an actuator in a digitally controlled positioning system. It is easily interfaced with a microcomputer or microprocessors to provide opening, closing, rotating, reversing, cycling and highly accurate positioning in a variety of applications. Robots and CNC machines use the stepping motor. Then, we can say that "stepping motors have the future!"

APPENDIX A MONITOR PROGRAM OF THE M. COMPUTER

LINE	LOC.	LABEL	OBJ.CODE	MNEMONIC		COMMENTS
0000	0000	ST	ØØ	NOP	;	Start here after RESET
0001	0001		03 50 01	JP INT	;	Jump to initilization
0002				•		routine
0003	0004		CØ F9 A4	0,1,2	;	Display Look Up Table
0004 0005	0007 000A		BO 99 92 82 F8 80	3,4,5 6,7,8		
0006	000D		90 88 83	9,A,B		
0007 0008	0010 0013		C6 A1 86 8E A3 8C	C,D,E F,O,P		
0009	0016		AF Cl C7	r,U,L		
0010 0011 0012	0019					seven segments ill be displayed:
0013 0014	0020	ODC	1A 01 04 00	LD A, (DE) LDBC, SADC		DE holds the data add. Disp. Code Tab. Start Ad
0015	0024		81	ADDC		is on BC.
0016 0017 0018	0025 0026 0027		4F OA D3 OO	LD C, A LD A, (BC) OUT OO, A	;	Code Add. is found and then it is outputted.
0019	0029		C3 2D Ol	JP MLP	;	Jump to main disp.loop.
0020	e fra line		The follow	ing routine p	r	ovides a delay bet-
0021			ween succe	ssive digits	p:	roviding nonflashing
0022			display.(t	here will be	a	lso no ghost from
			previous d	igit):		

LINE	LOC.	LABEL	OBJ.CODE	MNEMONIC	COMMENTS
0023	0030	DISDL	3E BF	LD A, DCON ;	DCON = Delay Constant
0024	0032	LP	3D	DECH	
0025	0033		C2 32 00	JP NZ LPI	
0026	0036	e e e e e e e e e e e e e e e e e e e	<b>C9</b>	RET ;	Ret if DCON = 0
0027			Multible k	ey input is pr	evented with the
0028			use of n-k	ey lock out fa	cility.
0029	0030	LOUT	3A FB OF	LD A, (PKINP);	Check whether there
0030	003F		B7	OR A	is a previous key input
0031	0040		CA 3D Ol	JP Z DISP	or not.
0032	0043		3A EF OF	LD A, (KIC)	
0033	0046		El	POP HL ;	Whether the key pressed
0034	0047		BD	CP L	is the same with previou
0035	0048		CA 4F 00	JP Z RKINP	detection or not.
0036	004B		E5	PUSH HL	
0037	004C		C3 3D D1	JP DISP	
0038	004F R	KINP	E5	PUSH HL	
0039	0050		3E 00	LD A, 00 ;	reset previous key input
0040	0052		32 FB ØF	LD PKINP,A	register (PKINP)
0041	0055		C3 3D 01	JP DISP ;	to display routine
0042			HL is addr	ess pointer, (	HL) is data which
0043			will be di	splayed. The c	ontent of HL and (HL)
0044			are firstl	y loaded in to	temporary register and
0045			then, they	are outputted	from here and
1.00					

displayed.

LINE	roc.	LABEL	OBJ.CODE	MNEMONIC	COMMENTS
0047	0070	LDTMP	32 FA OF	LD(TTMP),A ;	the data on A is
0048	0073		E6 OF	AND OF	loaded to temp. regis-
0049	0075		DD 77 00	LD(IX+Ø),A	ters as two 4 bit data
0050	0078		3A FA OF	LD A, (TTMP)	being H nibble and
0051	007B		Е6 ГО	AND FO	L nibble
0052	007D		CB 3F	SRL A	
0053	007F		CB 3F	SRL A	
0054	0081		CB 3F	SRL A	
0055	0083		CB 3F	SRL A	
0056	0085		DD 77 Ol	LD(IX+Ol),A	
0057	8800		C9	RET	
0058			The functi	on of the key	(+) is provided.
0059	0096	INC	RA F6 OF	LD HL, (HTMP)	
0060	0099		23	INC HL ;	the address pointer is
0061	009A		22 F6 OF	LD(HTMP),HL	incremented.
0062	009D		C3 E5 O1	JP DISPR	
0063			The functi	on of the key	(-) is provided.
0064	OAO	DEC	2A F6 OF	LD HL, (HTMP)	
0065	00A3		2B	DEC HL ;	the address pointer is
0066	00A 4		22 F6 OF	LD(HTMP),HL	decremented.
0067	00A7		C3 E5 O1	JP DISPR	
0068			The cursor	is added to t	he related data.
0069	00B0	ODPC	lA	LD A, (DE) ;	data from temp.registers
0070	0031		01 04 00	LD BC,0004 ;	BC= start address of code

LINE	LOC.	LABEL	OBJ.CODE	MNEMONIC COMMENTS
0071	00B4		81	AOD C
0072	00B5		4F	LD C,A
0073	00B6		OA	LD A, (BC)
00,7,4	00B7		CB BF	RES A,7; put the point (cursor)
0075	00B9		D3 00	OUT 00,A ; output the data
0076	OOBB		C3 2D O1	JP MLP
0077			Main disp	lay and key recognition routine.
0078	ooco	PON	21 00 00	LD HL,0000 ; some temporary registers
0079	0003		22 FD OF	LD(EPC), HL; are initialized
0080	0006		22 F8 OF	LD(CURSOR),HL
0081	0009		22 FB OF	LD(KINP),HL
0082	oocc		31 EO OF	LD 3P,OFDØ ; initialize stack pointer
0083	OOCF		3E 88	LD A, 88 ; Control word of PIO
0084	00D1		D3 03	OUT 03, A
0085	00D3		21 00 08	LD HL,0800 ; reset value of add.disp.
0086	00D <b>6</b>		22 F6 OF	LD(HTMP),HL
0087	OOD9	DISP	2A F6 OF	LD HL, (HTMP)
0088	OODC		3A F9 OF	LD A, (EP)
0089	OODF		в7	OR A
0090	OOEO		C2 EB 00	JP NZ LPX
0091	00E3		DD 21 F2 OF	LD IX, TMPØD
0092	00E7		7E	LD A, (HL)
0093	00E8		CD 70 00	CALL LDTMP
0094	OOEB	LPX	<b>7</b> D	LD A, L

LINE	LOC. LABEL	OBJ.CODE	MNEMONIC	COMMENTS
0095	OOEC	DD 21 F2 OF	LD IX, TMP1L	
0096	OOFO	CD 70 00	CALL LDTMP	
0097	OOF3	7C	LD A, H	
0098	OOF4	DD 21 F4 OF	LD IX,TMP2H	
0099	00F8	CD 70 00	CALL LDTMP	
0100	OOFB EBSTA	2E 20	LD L, 20 ;	L is digit pointer.
0101	OOFD	ll F6 OF	LD DE, OFF6	and the second of the second o
0102	0100 OD	lD	DEC E	
0103	0101	<b>7</b> B	LD A, E	
0104	0102	FE EF	CP EF	Whether the 6 digit disp
0105	0104	CA D9 OF	JP Z DISP	is completed or not.
0106	0107	E6 OF	AND OF	e •••
0107	0109	C2 19 01	JP NZ LPO	
0108	oloc	DD 46 04	LD B,(IX+04)	
0109	Olor	ВО	OR B	
0110	OllO	C2 16 01	JP NZ LP1	
0111	0113	C3 BO OO	JP ODP	
0112	Oll6 LP1	C3 20 00	JP ODC	; jump to output data
0113	0119 LPO	FE O2	CP 02	code.
0114	OllB	C2 2A 01	JP NZ LP	
0115	OllE	DD 46 04	LD B, (IX+04)	
0116	0121	3E 00	LD A, 00	
0117	0123	ВО	OR B	
0118	0124	CA 2A Ol	JP Z LP2	
	the second second			

LINE	LOC.	LABEL	OBJ.CODE	MNEMONIC	COMMENTS	
0119	0129		C3 BO OO	JP ODP		•
0120	012A	LP2	C3 20 00	JP ODC		
0121	012D		7D	LD A, L		
0122	012E		2F	CPL		
0123	012F		D3 01	OUT Ol,A	; out digit sele	ect code
0124	0131		3A FD OF	LD A, (EPC)		
0125	0134		В7	OR A		
0126	0135		C2 47 Ol	JP NZ DECA		
0127	0138		D5***	PUSH DE	; preserve DE de	ta pointer
0128	0139		E5	PUSH HL	; preserve HL di	git pointer
0129	013A		C3 80 01	JP KR	; jump to key re	cognition
0130	013D		El	POP HL		
0131	013E		Dl	POP DE		· · · · · · · · · · · · · · · · · · ·
0132	013F		CD 30 00	CALL DBPDL	; call disp. del	lay
0133	0142	SRL	CB 3D	SRL L	; new digit	
0134	0144		C3 00 01	JP OD		
0135	0147	DECA	3D	DEC A		
0136	0148		C8	RET Z		
0137	0149		32 FD OF	LD(EPC),A		
0138	014C		C3 3F 01	JP SRL		
0139		r e	This rout:	ine checks wh	nether there is a	key
0140			stroke or	not. If then	re is, related fu	nc-
0141			tion is p	rovided.		
0142	0180	KR	DB 02	INA, 02	; port C is che	cked.

LINÉ	LOC.	LABEL	OBJ .CODE	MNEMONIC	COMMENTS
0143	0182		E6 OF	AND OF	
0144	0184		CA 3C 00	JP Z KINPC	; jump if zero to key inp.
0145	0187		CD 30 00	CALL KDL	check routine.
0146	Ol8A		DB 02	IN A, 02	; check for multible entry.
0147	0180		E6 FO	AND FO	
0148	Ol8E		CA 3C 00	JP Z KINPC	
0149	0191		06 00	LD B, 00	
0150	0193	TX	04	INC B	
0151	0194		B7	OR A	; clear carry
0152	0195		CB 07	RLC A	; check which row
0153	0197		D2 98 01	JP NC LX	
0154	019A		El	POP HL	
0155	019B		<b>7</b> D	LD A, L	; find which column
0156	019C		<b>E</b> 5	PUSH HL	
0157	019D		OE 00	LD C, 00	
0158	<b>0</b> 19F	LY	OC	INC C	
0159	Olao		В7	OR A	; clear carry
0160	Olal		CB 07	RLC A	
0161	Ola3		D2 9F 01	JP NC LY	
0162	Ola6		CB 20	SLA B	
0163	Ola8		CB 20	SLA B	
0164	Olaa		CB 20	SLA B	
0165	Olac		CB 20	SLA B	
0166	Olae		78	LD A, B	

LINE	LOC.	LABEL	OBJ .C	DDE	MNI	EMONIC		COMMENTS
0167	Olaf		Bl		OR	C		
0168	01B0		4F		LD	C, A	;	the key code add on C
0169	OlBl		C3 86	02	JP	KPV	;	check the key with
0170	OlB4		06 07	•	$\mathtt{TD}$	B, 07		the previous one.
0171	01B6		3E 17	•	LD	A, 17	;	check whether the key
0172	OlB8		В9		CP	C		is a function key or data
0173	01B9		CA 96	00	JP	Z (+)	•	INC key.
0174	Olbc		3C		IN	C A		
0175	Olbd		В9		CP	C		
0176	Olbe		CA AO	02	JP	z con	, ;	conditions key.
0177	olcl		3E 27		LD	A, 27		
0178	0103		В9		CP	C	*.	
0179	OlC4		CA AO	00	JP	Z, (-)	;	DEC key.
0180	OlC7		3C		IN	CA		
0181	0108		В9		CP	C		
0182	0109		CA C7	05	JР	Z,CAL	<b>;</b>	calculation key.
0183	olcc	e La resta de la respecta La resta de la	BE 37		LD	A, 37		
0184	Olce		В9		CP	C		
0185	Olcf		CA 70	02	JP	Z CUR	;	cursor memory/data change
0186	01D2	•	3C		IN	C A		
0187	01D3		В9		CP	C ' '		
0188	OlD4		CA 82	06	JP	Z DRIVE	;	drive key
0189	OlD7		3E 47		LD	A, 47		
0190	01D9		B9		CP	C		

A Company of the Comp					
LINE	LOC.	LABEL	OBJ.CODE	MNEMONIC	COMMENTS
0191	Olda		CA 60 02	JP Z RUN ;	RUN key
0192	Oldd		3C	INC A	
0193	Olde		В9	CP C	
0194	Oldf		CA 9E 06	JP Z INT ;	initialize motor pos.
0195	OlE2		CD FF Ol	CALL RDA ;	replace data or add.
0196	01E5	RETKR	C3 3D 01	JP DISIPOP.	portion of the display.
0197			The follow	ing routine re	places first data
0198		• •	or add. di	git by shiftin	g previous digit
0199			values to	the left.	
0200	Olff	RDA	3A F8 OF	LD A, CURSOR;	determine whether the
0201	0202		B7	OR A	data or address digit
0202	0203		CA 44 02	JP Z RD	values are dreplaced
0203	0206		DD 21 F2 OF	LD IX,OFF2 ;	replace address digit
0204	020A		DD 7E 02	LD A, (IX+02)	content. In order to
0205	020D		DD 77 03	LD(IX+03),A	replace first digit, shift
0206	0210	t	DD 7E Ol	LD A,(IX+Ol)	all digit values to
0207	0213		DD 77 02	LD(IX+02),A	the left ones.
0208	0216		DD 7E 00	LD A, (IX#00)	
0209	0219		DD 77 Ol	LD(IX+Ol),A	
0210	021C		OA	LD A, (BC)	
0211	021D		DD 77 00	LD(IX;00),A	
0212	0220		DD 46 01	LD B, (IX+O1)	
0213	0223		CB 20	SLA B	
0214	0225		CB 20	SLA B	

LINE	LOC. LABEL	OBJ .CODE	MNEMONIC	COMMENTS
0215	0227	CB 20	SLA B	
0216	0229	CB 20	SLA B	
0217	022B	ВО	OR B	
0218	022C	DD 77 04	LD(IX+04),A;	now new data is placed
0219	022F	DD 7E 02	LD A, (IX+02)	in to first digit of the
0220	0232	DD 46 03	LD B,(IX+03)	address diplay.
0221	0235	CB 20	SLA,B	
0222	0237	CB 20	SLA B	
0223	0239	CB 20	SLA B	
0224	023B	CB 20	SLA B	
0225	023D	во	OR B	
0226	023E	DD 77 05	LD(IX405),A	
0227	0241	03 56 02	JP PET	
0228	0244 RD	2A <b>F</b> 6 OF	LD HL, (HIMP);	Replace the first digit
0229	0247	7 <b>E</b>	LD A, (HL)	of the data display and
0230	0248	CB 27	SLA A	shift the previous value
0231	024A	CB 27	SLA A	to left digits.
0232	0240	CB 27	SLA A	
0233	024E	CB 27	SLA A	
0234	0250	08	EX AF	
0235	0251	OA	LD A, (BC)	
0236	0252	47	LD B, A	
0237	0253	08	EX AF	
0238	0254	B0	OR B	
, s				

LINE	LOC.	LABEL	OBJ .CODE	MNEMONIC COMMENTS
0239	0255		77	LD(HL),A
0240	0256		C9	RET
0241			This routi	ne provides program run facility
0242			to the use	r; starting from the displayed
0243			address va	lue.
0244	0260	RUN	2A F6 OF	LD HL, (HIMP)
0245	0263		E9	JP (HL)
0246			The follow	ring routine changes the corsor's
0247			place.	
0248	0270	CRSOR	3A F8 OF	LD A, CURSOR
0249	0273		B7	OR A
0250	0274		CA 7E 02	JP Z ADD ; cursor to first add dig.
0251	0277		3D	DEC A
0252	0278		32 F8 OF	LD CURSOR,A
0253	027B		C3 82 02	JP RETKR
0254	027E	ADD	3C	INC A
0255	027F		32 F8 OF	LD CURSOR, A
0256	0282		C3 E5 Ol	JP RETKR
0257			This rout	ine holds the key value pressed if
0258			there is a	a key release detection before
0259			it.	
0260	0286	KPV	3A FB OF	LD A, KINP
0261	0289		В7	OR A
0262	028A		CA 92 02	JP Z SKINP

LINE	LOC.	LABEL	OBJ.CODE	MNEMONIC	COMMENTS
0263	020D		El	POP HL	
0264	020E		Dl	POP DE	
0265	020F		C3 42 01	JP DISP	
0266	0212	SKIMP	3C	INC A	
0267	0213		32 FB OF	LD(KIMP),A	
0268	0216		El	POP HL	
0269	0217		<b>7</b> D	LD A, L ;	holds column address.
0270	0218		32 EF OF	LD(KPV),A	in KPV temporary RAM
0271	021B		E5	PUSH HL	register
0272	0210		C3 B4 Ol	JP	

APPENDIX B

## THE DRIVE PROGRAM OF THE STEPPING MOTOR

~ ~~~			4.0	THE PINITHG MOTOR
TINE	TOĞ.	LABEL	OB1 •CODE	MNEMONIC COMMENTS
		•	The follow	ing routine accepts the conditions
			required t	o drive motor.
0001	02A0	COM	21 01 01	LD HL, CONST; condition status
0002	02A3	22	22 F8 OF	LD(CSOR),HL
0003	02A6		3A FC OF	LD A, (ADD) ; which condition
0004	0219		В7	OR A
0005	02AA		C2 BB O2	JP NZ SP ; if NZ to speed
0006	O2AD		21 12 OD	LD HL, ODI2
0007	02B0		22 FO OF	LD(TMPOL),HL
8000	0233		3E 01	LD A, Ol
0009	02B5		32 FC OF	LD(ADD), A
0010	02B8		C3 E5 O1	JP RET/DISP
0011	02BB	SP	3D	DEC A
0012	02BC		C2 D3 O2	JP NZ SP ; if NZ to step size
0013	O2BF	** *	2A F6 OF	LD HL, (HTMP)
0014	0202		22 E9 OF	LD(DR),HL ; load direction and
0015	0205		21 11 05	LD HL, 0511 step mode
0016	0208	, S	22 FO OF	LD(TMPDL),HL
0017	O2CB		3E 02	LD A, 02
0018	02CD		32 FC OF	LD(ADD), A
0019	02D0		C3 E5 Ol	JP RET/DISP
0020	02D3	SS	<b>3</b> D	DEC A
0021	02D4		C2 EB 02	JP NZ

LINE	LOC.	LABEL	OBJ.CODE	MNEMONIC	COMMENTS
0022	02D7		2A F6 OF	LD HL, (HTMP)	
0023	O2DA		22 EB OF	LD (SP),HL ;	load speed (step/s)
0024	02DD		21 05 05	LD HL, 0505	
0025	02E0		22 FO OF	LD (TMPOL),HL	
0026	02E3		3E 03	LD A, 03	
0027	02E5		32 FC OF	LD(ADD),A	
0028	02E8		C3 E5 O1	JP RET/DISP	
0029	02EB	EDR	3D	DEC A	
0030	OZEC		C2 06 03	JP NZ ACC	
0031	02EF		2A FB OF	LD HL, (HTMP)	
0032	02F2		22 ED OF	LD(SS), HL ;	load step size
0033	02F5		22 D6 OF	LD (S'S'), HL	
0034	02F8		21 OC OA	LD HL, OAOC	
0035	02FB		22 FO OF	LD (TMPOL),HI	1
0036	O2FE		3E 04	LD A, 04	
0037	0300		32 FC OF	LD(ADD), A	
0038	0303		C3 E5 Ol	JP RET/DISP	
0039	0306		2A F6 OF	LD HL, (HTMP)	
0040	0309		22 E7 OF	LD (AC),HL	; load acceleration
0041	0300		21 00 00	LD HL, 0000	
0042	030F		22 F8 OF	LD (Cursor),	<b>IL</b>
0043	0312		22 FC OF	LD(ADD),HL	
0044	0315	·, ·	C3 E5 O1	JP RET/DISP	
			The follow	ving routine de	ecides whether the

LINE	LOC.	LABEL	OBJ .CODE	MNEMONIC	COMMENTS
0045			reset actio	on is due to po	ower on or the
0046			result of	the pushed res	et button.
0047	0151	RST	21 05 OA	LD HL,OAO5 ;	test location start
0048	0153	SRCH	2D	DEC 1	address.
0049	0154		7E	LD A, (HL)	
0050	0155		В7	OR A	
0051	0156		C2 60 01	JP NZ PON ;	to power-on action.
0052	0159		BD	CP L	
0053	015A		CA 74 01	JP Z RBT	jump if zero to reset
0054	015D	•	03 53 01	JP SRCH	button action.
0055	0160	PON	3E 00	LD A, OO	
0056	0162	${ m LD}$	77	LD(HL), A	
0057	0163		2D	DEC L	
0058	0164		C2 62 01	JP NZ LD	
0059	0167		21 DA OF	LD HL, OFDA ;	initialize temporary
0060	016A		3E 00	LD A, OO	registers.
0061	016C		77	LD (HL), A	
0062	016D		20	INC L	
0063	016E		77	LD (HL), A	e e e e e e e e e e e e e e e e e e e
0064	016F		2C	INC L	
0065	0170		77	LD (HL), A	
0066	0171		03 00 00	JP DISP ;	to display routine.
0067	0174	RBT	3E FF	LD A, FF	prog. power supply is
0068	0176		D3 08	80 TUO	adjusted to "O"volt .
and the second second					

LINE	LOC.	LABEL	OBj.CODE	MNEMONIC COMMENTS
0069	0178	•	C3 CO OO	JP DISP
0070			This routin	ne calculates delays related with
0071			given step	rates and places them in to proper
0072			tables.	
0073	0507	CAL	2A D6 OF	LD HL, (S'S')
0074	O5CA		22 ED OF	LD (S'S'), HL
0075	O5CD		CD 29 03	CALL ERROR ; call error search routi
0076	05D0		21 00 OB	LD HL, OBOO
0077	05D3		22 FE OF	LD(DELAD), HL
0078	05D6		21 00 00	LD HL,0000 ; initialize some tempo-
0079	05D9		22 El OF	LD(S), HL rary registers.
0080	O5DC		22 E5 OF	LD (S'), HL
0081	05DF		22 E3 OF	LD (SS'), HL
0082	05E2		22 DF OF	LD (T), HL
0083	05E5		CD 01 04	CALL DELCL ; call delay calculation
0084	05E8		CD OF 04	CALL LDADD ; call delay loading
0085	O5EB		CD 31 04	CALL TOTAL ; call step summing
0086	95EE		3A E7 OF	LD A, (ACC)
0087	05Fl		B7	OR A
0088	05F2		CA CO OO	JP DISP ; jump if zero to display
0089	05F5	LOOP	2A ED OF	LD HL, (SS) routine
0090	05F8		C5	PUSH BC
0091	05F9		CD 60 03	CALL DVDB2 ; call division routine
0092	O5FC		Cl	POP BC to calculate $N_A$ and $N_D$
		. :		

LINE	LOC.	LABEL	OBJ.CODE	MNEMONIC	COMMENTS
0093	05FD	LOOP	2A E7 OF	LD HL, (ACC)	
0094	0 600		09	ADD BC ;	speed + acc.
0095	0601		44	LD B, H	
0096	0602		4D	LD C, H	
0097	0603		ED 5B EL OF	LD DE,(s)	
0098	0607		2A DF OF	LD HL,(T);	check T>S
0099	060A		00	NOP	if T>S, calculation
0100	060в		CB 7A	BIT 7,D	is over; if T <s, conti<="" td=""></s,>
0101	0600		C2 1B 06	JP NZ OP-	nue calculation.
0102	0610		7C	LD A, H	
0103	0611		BA	CP D	
0104	0612		CA 60 06	JP Z CPL	
0105	0615		F2 19 03	JP P MONITOR	
0106	0618		C3 20 06	JP ROUT ;	H <d check="" l="" then="">E</d>
0107	061B	CP-	CB 7C	BIT 7, H	or not
0108	061D		F2 19 03	JP P MONITOR;	jump to monitor
0109	0620	ROUT	CD 01 04	CALL DELCL	
0110	0623		CD OF 04	CALL LDADD	
0111	0626		CD 31 04	CALL TOTAL	
0112	0629		3E 03	LD A, PMAX	check with max.speed
0113	062B		B8	CP B	
0114	062C		F2 FD 05	JP P LOOP	
0115	062F		CD 3D 04	CALL SS	
0116	0632		03 19 03	JP MONITOR	jump to monitor

				•	
LINE	LOC.	LABEL	OBJ.CODE	MNEMONIC	COMMENTS
0117	0660	CPL	<b>7</b> D	LD A, L	
0118	0661		CB 7D	BIT 7, L	
0119	0663		C2 6E 06	JP NZ CHK	
0120	0666		CB 7B	BIT 7, E	
0121	0668		CA 7A 06	JP Z CMP+	
0122	066В		C3 20 06	JP ROUT	; continue to calculate
0123	066E	CHK	CB 7B	BIT 7, E	
0124	0670		CA 19 03	JP MONITOR	
0125	0673		BB	CP E	
0126	0674	1 4 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	FA 19 03	JP MONITOR	
0127	0677		C3 20 06	JP ROUT	; continue calculation
0128	067A	CMP+	BB	CP E	
0129	067в		F2 19 03	JP P MONITOR	R
0130	067E		C3 20 06	JP ROUT	
0131			The follow	ing routine	is used to obtain N <sub>A</sub>
0132		•	(S, accele	rating step	size) and N <sub>D</sub> (S', decele-
0133			rating ste	p size)	
0134	0360	DVDB2	11 00 00	LD DE,0000	
0135	0363		01 02 00	LD BC,0002	
0136	0366		2A ED OF	LD HL,(SS)	
0137	0369		CB 45	BIT Ø, L	
0138	036B		CA 7C 03	JP Z EVEN	
0139	036E		2D	DEC L	
0140	036F		CD 58 00	CALL DIV	

4 To 1			A contract of		•
LINE	LOC.	LABEL C	DBJ.CODE	MNEMONIC	COMMENTS .
0141	0372	EI	53 E5 OF	LD(S'),DE	
0142	0376	]	L3	INC DE	
0143	0377	EI	53 E1 OF	LD(S),DE ;	S=S'+l if SS is add.
0144	037B	C	79	RET	
0145	037C	EVEN C	CD 58 00	CALL DIV	
0146	037F	ED	653 E5 OF	LD(S'), DE	
0147	0383	ED	53 El OF	LD(S),DE ;	S = S'
0148	0387		<b>C9</b>	RET	
0149		F	HL content	is divided by	BC content and
0350		2	result is	on DE register	pair.
0151	0058	DIA 1	37	OR A ;	clear carry
0152	0059	Tbdia 1	ED 42	SB BC	
0153	005B	. 1	D8	RET C	
0154	005C	-	13	INC DE	
0155	005D	(	<b>3</b> 59 00	JP LPDIV	
0156		•	rotal(T) to	emporary regis	ter holds the current
0157			step size	calculated in	CALC routine
0158	0431	TOTAL 2	2A DF OF	LD HL, (T)	
0159	0434	(	09	ADD BC	
0160	0436		22 DF OF	LD (T), HL	
olgl	0439	•	<b>C</b> 9	RET	
0162		•	In the CAL	C routine if m	aximum speed is
0163		•	reached wi	th N steps $<$ N $_{ m A}$	, then SS (step
0164			size to be	run with cons	t.max. speed) should
0165			be calcula	ted as follows	(* ) (* )

				A Committee of the Comm		
LINE	TOC.	LABEL	OBJ.CODE	MNEMONIC		COMMENTS
0166	043D	SS	2A El OF	LD HL,(S)	;	${ t N}_{ t A}$ is on HL
0167	0440		ED 4B DF OF	LD BC, (T)	;	n is on BC
0168	0444		ED 43 El OF	LD (S),BC	;	(S) and (S') is loaded
0169	0448		ED 43 E5 OF	LD(S'),BC		with n.
0170	044C		B7	OR A	;	clear carry
0171	044D		ED 42	SUB BC	;	$N_A - n = (SS)$
0172	044F	a e	2B	DEC HL		
0173	0450		22 E3 OF	LD (SS),HL		
0174	0453		C9	RET		
0175			The follow	ing routine	ch	ecks the conditions
0176			entered fr	om keyboard	an	d if there is impossibl
0177		•	condition,	related err	or	message is displayed.
0178	0329	ERROR	ED 4B EB OF	LD BC, (SPEE	D)	
0179	032D		79	LD A, C		
0180	032E		ВО	OR B		
<b>0</b> 181	032F		CA EB Ol	JP Z Error	0;	if speed is zero
0182	0332		78	LD A, B		
0183	0333		В7	OR A		
0184	0334		C2 3D 03	JP NZ CON		
0185	0337		79	LD A, C		
0186	0338		FE Ol	CP Ol		
0187	033A		CA EB Ol	JP Z Error	0;	if speed is smaller
0188	033D	CON	78	LD A, B		than 2 step/sec.
0189	03 <b>3</b> E		FE 05	CP 05		
0190	0340		F2 F4 O1	JP P Error	1;	if speed is higher
0191	0343		CB 7F	BIT 7, A		than O4FF step/sec.

				• •	
LINE	LOC.	LABEL	OBJ.CODE	MNEMONIC	COMMENTS
0192	0345		C2 F4 O1	JP NZ Error 1	
0193	0348		3A E7 OF	LD A, (ACC) ;	check acceleration
0194	034B		В7	OR A	
0195	034C		C8	RET Z	
0196	034D		FE 7F	CP 7F	if acc.is higher
0197	034F		F2 57 02	JP P Error2	then 7E step/sec <sup>2</sup> ,
0198	0352		CB 7F	BIT 7,A	display Error2 message
0199	0354		C2 57 O2	JP NZ Error 2	
0200	0357	• • • •	2A ED OF	LD HL,(SS);	if an acc. is
0201	035A		7D	LD A, L	given without giving
0202	035B		B4	OR H	step size, display
0203	0350		CA 67 02	JP Z Error 3	Error 3 message.
0204	035F		<b>C9</b>	RET	
0205			This routi	ne calculates	speed related delay
0206			contants.		
0207	0401	DELCAL	В7	OR A	clear carry.
0208	0402	•	21 FF FF	LD HE, FFFF	
0209	0405		11 00 00	LD DE,0000	
0210	0408	LP	ED 42	ZBC BC ;	speed constant is
0211	040A		D8	RET C	on BC.
0212	040B		13	INC DE ;	delay constant is on
0213	040C		C3 08 04	JP LP	DE register pair.
0214			This routi	ne loads the d	elay constants into
0215			related ta	bles.	
0216	040F	LDADD	EB	EX DE, HL ;	double the calculated

:				
LINE	LOC. LABEL	OBJ.CODE	MNEMONIC	COMMENTS
0217	0410	29	ADD HL	delay constant.
0218	0411	EB	EX DE, HL	
0219	0412	3E 02	LD A, 02	
0220	0414	2A FE OF	LD HL, (OFFE);	start address of
0221	0417 LPW	73	LD(HL), E	table is on HL
0222	0418	23	INC HL	register pair.
0223	0419	72	LD(HL), D	
0224	O41A	23	INC HL	
0225	O41B	71	LD (HL),C;	repeat number of the
0226	O41C	23	INC HL	delay constant is on
0227	O41D	70	LD(HL),B	BC register pair.
0228	O41E	3D	DEC A	
0229	O41F	CA 2A 04	JP Z DC	
0230	0422	2A FE OF	LD HL, (OFFE)	
0231	0425	24	INC H	deceleration table
0232	0426	24	INC H	address adjustment.
0233	0427	03 17 04	JP LPW	
0234	O42A DC	25	DEC H	
0235	042B	25	DEC H	
0236	0423	23	INC HL	
0237	042D	22 FE OF	LD (OFFE),HL	
0238	0430	C9 ,	RET	
0239		Error mess	age first b	ytes loading are perfor-
0240		med in the	following rou	tines.
0241	Oleb ERO	21 FO OF	LD HL, OFF@	

LINE	LOC.	LABEL	OBJ.CODE	MNEMONIC COMMENTS
0242	Olee	4	3E 00	LD A, 00 ; ERROR O message.
0243	Olfo		77	LD(HL),A
0244	OlFl		C3 8C 03	JP ERROR
0245	OlF4	ERl	21 FO OF	LD HL,OFFO
0246	01F6		3E 01	LD A, Ol ; ERROR 1 message.
0247	01F8		77	LD (HL),A
0248	OIFA		C3 8C O3	JP ERROR
0249	0257	ER 2	2F FO OF	LD HL,OFFO
0250	025A		3E 02	LD A, O2 ; ERROR 2 message.
0251	0250		77	LD(HL), A
0252	025D		C3 8C O3	JP ERROR
0253	0267	ER3	21 FO OF	LD HL,OFFO
0254	026A		3E 03	LD A, 03 ; ERROR 3 message.
0255	026C		77	LD (HL), A
0256	026D		C3 8C O3	JP ERROR
0257			ERROR word	is loaded in the following
0258			routine.	
0259	038C	ERROR	2C	INC L
0260	038D	18. 18.	3E 12	LD A, "r" ; "r" is loaded to
0261	038F		77	LD(HL),A display table.
0262	0390		2C	INC L
0263	0391	•	3E 10	LD A, "O" ; "O" is loaded to
0264	0393		77	LD(HL), A display table.
0265	0394		20	INC L
0266	0395		3E 12	LD A, "r" ; "r" is loaded to

LINE	LOC.	LABEL	OBJ.CODE	MNEMONIC	COMMENTS
0267	0397		77	LD(HL),A	display table.
0268	0398		20	INC L	
0269	0399		77	LD(HL),A	
0270	039A	e e e e e e e e e e e e e e e e e e e	20	INC L	
0271	039B		3E OE	LD A, "E" ;	"E" is loaded to
0272	039D		77	LD(HL),A	display table.
0273	039E		C3 BD O3	JP LP DISP ;	jump to display
					"ERROR" message.
0274			"READY" wo:	rd is loaded i	n to the display
0275			look-up ta	ble and displa	yed three times.
0276	03A3	READY	21 FO OF	LD HL, OFFO	
0277	03A6		3E 17	LD A, "."	
0278	03A8		77	LD(HL),A;	point is loaded into
0279	03A9		20	INC L	display look-up table.
0280	03AA		3E 16	LD A, "y"	
0281	O3AC		77	LD(HL),A;	"y" is loaded into
0282	O3AD		20	INC L	display look-up table.
0283.	O 3AE		3E OD	LD A, "d"	
0284	03B0		77	LD(HL),A ;	"d" is loaded.
0285	03B1		20	INC L	
028.6	03B2		3E OA	LD A, "A"	
0287	03B4		77	LD(HL),A	"A" is loaded.
0.288	03B5		20	INC L	
0289	03B6		3E OE	LD A, "E"	
0290	03B8		77	LD(HL),A	"E" is loaded.

LINE	LOC.	LABEL	OBJ.CODE	MNEMONIC	COMMENTS
0291	03B9	•	2C	INC L	
0292	O3BA	•	3E 12	LD A, "r"	
0293	O3BC		77	LD(HL),A ;"	c" is loaded.
0294	O3BD	LPDSP	3E 03	LD A, 03 ; i	flashing repeat
0295	O3BF	LPX2	32 DE OF	LD(RC),A	number.
0296	0302		3E FF	LD A, FF ;	error display delay.
0297	0304	LPX	32 DD OF	LD(ERC),A	
0298	0307		3E 06	LD A, 06 ;	digit counter.
0299	0309		32 FD OF	LD (EPC),A	
0300	0300		CD FB OO	CALL EPS ;	display message.
0301	O3CF		CD 30 00	CALL DISP DEL	
0302	03D2		CD DD OF	LD A, (ERC)	
0303	0305		3D	DEC A	
0304	03D6		C2 C4 O3	JP NZ LPX	
0305	03D9	LPX1	32 DD OF	LD(ERC), A	
0306	O3DC		CD 30 00	CALL DISPDEL;	display blank.
0307	030F		3A DD OF	LD A, (ERC)	
0308	03E2		3D.	DEC A	
0309	03E3		C2 D9 03	JP NZ LPX1	<b></b>
0310	03E6		3A DE OF	LD A, (ERC)	
0311	03E9		3D	DEC A	
0312	O 3EA		C2 BF 03	JP NZ LPX2	
0313	O 3ED		3E FF	LD A,FF ;a	djust power to zero.
0314	O3EF		D3 08	A,80 TUO	

			•		
LINE	LOC.	LABEL	OBJ .CODE	MNEMONIC	COMMENTS
0315	03F1		C3 CO OO	JP MONITOR ;	after three flashing.
0316			"RUN" rout:	ine outputs th	e drive codes accor-
0317			ding to the	e given condit	ions.
0318	0456	RUN	3E 03	LD A, 03 ;	start power code.
0319	0458	· •	D3 08	OUT 08,A ;	to programmable
0320	045A		16 07	LD D, 07	power supply.
0321	045C		CD A4 04	CALL LCD ;	DE register pair is
0322	045F		3A DC OF	LD A, (LCA)	the pointer of the
0323	0462		5F	LD E, A	drive codes.
0324	0463	DR	3A EA OF	LD A, (DR);	Check direction.
0325	0466		B7	OR A	
0326	0467		CA 83 04	JP Z CW ;	if zero, clock wise.
0327	046A		lD	DEC E	
.0328	046B		3A E9 OF	LD A, (SM)	check step mode.
0329	046E		B7	OR A	
0330	046F		C2 73 04	JP NZ ROUT1 ;	if NZ, half stepping.
0331	0472		lD	DEC E	counter clock-wise.
0332	0473	ROUT 1	3E FF	LD A, FF ;	check start of drive
0333	0475		B8	CP E	table.
0334	0476		CA 7E 04	JP Z TOUT	
0335	0479	•	3D	DEC A	
0336	047A		BB	CP E	
0337	047B		C2 99 O4	JP NZ OUT	
0338	047E	TOUT	1E 08	LD E, 08	
0339	0480		C3 63 04	JP DR	

			•		
LINE	LOC.	LABEL	OBJ.CODE	MNEMONIC	COMMENTS
0340	0483	CW	lC	INC E	; clock-wise.
0341	0484		3A E9 OF	LD A, (SM)	; check step mode.
0342	0487		В7	OR A	
0343	0488		C2 8C 04	JP NZ ROUT2	
0344	048B		10	INC E	
0345	048C	ROUT2	3E 08	LD A, 08	; check end of drive
0346	048E		BB	OP E	table.
0347	048F		CA 97 04	JP Z INT 2	; if zero, initialize
0348	0492	•	3C	INC A	pointer.
0349	0493		BB	CP E	
0350	0494		C2 99 04	JP NZ OUT	
0351	0497	INT2	le od	LD E, 00	; initialize pointer.
0352	0499	OUT	CD D5 04	CALL OUT	
0353	049C		C3 AO OZ	JP 1HS	; check intermediate
					half stepping.
0354			Previous s	step mode and	last code address
0355			are found	in the follow	ving routine.
0356	04A4	LCAD	3A DB OF	LD A, (PSM)	
0357	04A7		DD BE OE	CP(IX+OE)	
0358	O4AA		C8_	RET Z	
0359	O4AB		В7	OR A	; half step after
0360	O4AC		C8	RET Z	full step.
0361	O4AD		3A DC OF	LD A, (LCA)	; full step after
0362	04B0		CB 4F	BIT 1, A	half step.
0363	04B2		<u>C</u> 8	RET Z	

			•	,	
LINE	LOC.	LABEL	OBJ .CODE	MNEMONIC	COMMENTS
0364	04B3		3A EA OF	LD A, (DR) ;	check direction and
0365	04B6		В7	OR A	correct the LCA.
0366	04B7		CA BE 04	JP Z DLCA	
0367	O4BA		DD 34 01	INC(IX+01)	
0368	O4BD		<b>c</b> 9	RET	
0369	O4BE	DLCA	DD 35 01	DEC(IX+Ol)	
0370	O4Cl		C9	RET	
0371			The follow	ing routine ou	tputs the code
0372			pointed by	(DE) and decr	ement the step
0373			size to ch	eck whether it	is completed or
0374			not.		
0375	04D5	OUT	lA	LD A, (DE) ;	drive code is on A.
0376	04D6		D3 02	OUT 02,A	
0377	04D8		<b>7</b> B	LD A,E	LCA = E(last code
0378	04D9		32 DC OF	LD(LCA),A	address), reserve LCA.
0.379	O4DC		3A E7 OF	LD A, (ACC) ;	check acceleration.
0380	O4DF		В7	OR A	set flags.
0381	04E0		CA 40 06	JP Z SSDEC ;	no acceleration.
0382	04E3		ED 4B El OF	LD BC,(S)	there is acceleration.
0383	04E7		79	LD A,C	check s is zero.
0384	04E8		ВО	OR B	
0385	04E9		C2 04 05	JP NZ SDEC ;	if not, decrement S.
0386	O4EC		ED 4B E3 01	FLD BC, (SS')	check S'S' is zero.
0387	O4FO		79	LD A,C	
0388	04F1		во	OR B	

LINE	LOC.	LABEL	OBJ .CODE	MNEMONIC		COMMENTS
0389	04F2		C2 OA O5	JP NZ SSDC	;	if not, decrement SS'.
0390	04F5	٠.	ED 4B E5 OF	LD BC, (S')	;	check S is zero.
0391	04F9		79	LD A,C		
0392	O4FA		ВО	OR B		
0393	O4FB		C2 10 05	JP Z SVST	;	if it is zero, then
0394	O4FE		OB	DEC BC		go to save status
0395	O4FF	I	ED 43 E5 OF	LD(S'),BC		routine, if not,
0396	0503		C9	RET		decrement S':
0397	0504	SDEC	OB	DEC BC	, <b>;</b>	decrement "S".
0398	0505	E	D 43 El OF	LD (S),BC		
0399	0509		C9	RET		
0400	050A	SSDC	OB	DEC BC	; ·	decrement "S".
0,401	050B	E	D 43 E3 OF	LD (SS),BC		
0402	05 <b>0</b> F		C9	RET		
0403	0510	SVST	7B	LD A, E	;	save LCA.
0404	0511		32 DC OF	LD(LCA),A		
0405	0514		3A E9 OF	LD A, (SM)	;	save step mode.
0406	0517		32 DB OF	LD(PSM), A		
0407	051A-	E	00	NOP		•
0408	051F		CD C5 04	CALL STOP	;	stop power is given.
0409	0522		3E 00	LD A, 00		
0410	0524		32 F8 OF	LD(CURSOR),	A	
0411	0527	response	C3 A3 O3	JP READY	;	display "ready".
0412	0640	SSDEC	ED 4B ED OF	LD BC, (SS)	• ;	there is no
0413	0644		79	LD A,C		acceleration.
				and the second s		

				· · · · · · · · · · · · · · · · · · ·		
LINE	LOC.	LABEL	OBJ.CODE	MNEMONIC		COMMENTS
0414	0645		во	OR B		
0415	0646		C8	RET Z		
0416	0647		OB	DEC BC		
0417	0648	E	D 43 ED OF	LD (SS),BC	÷	decrement SS if
0418	064C		79	LD A,C		it is not zero.
0419	064D		ВО	OR B		
0420	064E		CO	RET NZ		
0421	064F		C3 10 05	JP SVST	;	jump to same status.
0422			The follow	ing routine i	ຮ	delay routine
0423			which prov	ides timing o	f	drive codes.
0424	0534	DELAY	3A E7 OF	LD A, (ACC)	;	check, there is acc.
0425	0537	•	В7	OR A		or not.
0426	0538		C2 49 05	JP NZ CHKS		
0427	053B	E	D 4B 00 OB	LD BC, (OBOO)	;	delay constant on BC.
0428	053F		CD 50 07	CALL PWCD	ţ	call power code rout.
0429	0542	LP	OB	DEC BC	;	without acceleration.
0430	0543		79	LD A,C		
0431	0544		ВО	OR B		
0432	0545		C2 42 05	JP NZ LP		
0433	0548		C9	RET	ţ	return from non-acc.rou
0434	0549	CHKS ]	ED 4B El OF	LD BC,(S)	;	with acceleration.
0435	054D		79	LD A,C		
0436	054E		во	OR B		
0437	054F		C2 70 05	JP NZ ACCR	;	if S≠ 0, go to ACCR.
0438	0552	E	D 4B E3 OF	LD BC, (SS')		

		•		• 10		
	LINE	LOC.	LABEL	OBJ.CODE	MNEMONIC	COMMENTS
	0439	0556		79	LD A,C	check SS ? 0.
	0440	0557		ВО	OR B	
	0441	0558		CA 96 05	JP NZ DECR ;	if SS' ≠ 0, jump DECR.
	0442	055B		01 3F 00	LD BC, SPMAX	
-	0443	055E		CD 50 07	CALL PWCD	
	0444	0561	LPXX	OB	DEC BC ;	decrement SPMAX
	0445	0562		79	LD A,C	until SPMAX = 0.
	0446	0563		во	OR B	
	0447	0564		C2 61 05	JP NZ LPXX	
	0448	0565		C9	RET	
	0449			This routi	ne follows the	accelerating
-	0450			profile.		
	0451	0570	PCCR	4E	LD C,(HL);	load delay constant.
	0452	0571		23	INC HL ;	increment table
	0453	0572	*	46	LD B, (HL)	pointer.
	0454	0573		CD 50 07	CALL PWCD ;	adjust power.
	0455	0576	LPY	OB	DEC BC ;	decrement delay
	0456	0577		79	LD A,C	constant.
	0457	0578		ВО	OR B	
	0458	0579		C2 76 05	JP NZ LPY	
	0459	057C		23	INC HL	
	0460	057D		4E	LD C, (HL) ;	check repeat number.
	0461	057E		23	INC HL	
	0462	057F		46	LD B, (HL)	
	0463	0580		OB	DEC BC ;	decrement repeat
			•			


	· ·			
LINE	LOC. LABEL	OBJ.CODE	MNEMONIC	COMMENTS
0464	0581	79	LD A,C	number.
0465	0582	во	OR B	
0466	0583	CA 8C 05	JP Z INCHL	
0467	0586	70	LD(HL),B;	reload repeat number.
0468	0587	2B	DEC HL	
0469	0588	71	LD(HL),C	
0470	0589	2B	DEC HL ;	restrore the table
0471	058A	2B	DEC HL	pointer value.
0472	058B	C9	RET	
0473	058C	23	INC HL	
0474	058D	3E 00	LD A,00	
0475	058F	32 09 OF	LD DCR1,A	
0476	0592	<b>C9</b>	RET	
0477		This routi	ne follows the	decelerating
0478		profile.		
0479	0594	OE 08	LD C, 08	
0480	0596	3A D8 OF	LD A, (DR60);	check decrement
0481	0599	B7	OR A	
0482	059A	C2 AF 05	JP NZ RT	
0483	059D	3E OB	LD A, OB ;	first deceleration.
0484	059F	32 D8 OF	LD(DR60),A;	correct delay pointer
0485	05A2	BC	CP H	value on BC for dece-
0486	05A3	CA AB 05	JP Z INC	leration.
0487	05A6	3C	INC A	
0488	05A7	BC	CP H	

		·			
LINE	LOC.	LABEL	OBJ.CODE	MNEMONIC	COMMENTS
0489	05A8		C2 AF 05	JP NZ RT	
0490	O5AB	INC	24	INC H	
0491	O5AC		24	INC H	
0492	05AD	•	OE 04	LD C,04	
0493	O5AF	RT	3A D9 OF	LD A, (DR61);	check decrement registe
0494	05B2		В7	OR A ;	if repeat number is
0495	05B3		C2 BF 05	JP NZ CALL	not zero, use the same
0496	05B6		06 00	LD B,00	delay constant.
0497	05B8		ED 42	SBC BC ;	adjust delay pointer.
0498	O5BA	•	3E 01	LD A, Ol	
0499	O5BC		32 D9 OF	LD(DR61),A	
0500	05BF	CALL	CD 70 05	CALL ACCR ;	call delay and delay
0501	0502		C9	RET	counter routine, then
					return.
0502			The follow	ring routine ou	utputs power
0503			codes gene	rated according	ng to delay count
0504			value.		
0505	0750	PPW	C5	PUSH BC	reserve delay count(DC)
0506	0751		E5	PUSH HL	; reserve pointer.
0507	0752		21 d8 06	LD HL,06D8	; HL is power table
0508	0755		78	LD A,B	pointer.
0509	0756		В7	OR A	; set flags.
0510	0757	•	02 76 07	JP NZ LPWR	; if DC FF; go low
0511	075A		CB 79	BIT 7,C	power routine.
0512	075C		C2 68 07	JP NZ CM	; jump to C minus sub-
0513	075F		79	LD A,C	routine.

41 g					
LINE	LOC.	LABEL	OBJ.CODE	MNEMONIC	COMMENTS
0514	0760	CPI	BE	CP(HL)	Compare DC with table
0515	0761		F2 9A 07	JP P HPWR	jump high power
0516	0764		20	INC L	subroutine.
0517	0765		C3 60 07	JP CP1	continue to compare
0518	0768	CM	79	LD A,C	C minus subroutine
0519	0769		2F	CPL	
0520	076A		4F	LD C,A	; now C is positive
0521	076B	DECL	2D	DEC L	; decrement power table
0522	076C		3E DO	LD A, DO	pointer and continue
0523	076E		BD	CP L	to compare.
0524	076F		CA 9A 07	JP Z HPWR	$\mathcal{N}_{i}$
0525	0772		79	LD A, C	
0526	0773		BE	CP (HL)	; Compare DC with table
0527	0774		FA 9A 07	JP M HPWR	
0528	0777		C3 6B 07	JP DECL	
0529	077A	LPWR	CB 7F	BIT 7,A	; check DC 07FF
0530	077C		C2 89 07	JP NZ OA	; JP power code OA.
0531	077F	•	FE Ol	CP Ol	; if DC = OlXX,
0532	0781		CA 90 07	JP Z 08	power code is 08.
0533	0784		FE 02	CP 02	; if $DC = O2XX$ ,
0534	0786		CA 95 07	JP Z 09	power code is 09
0535	0789	OA	3E OA	LD A, OA	
0536	078B	OUT	D3 08	OUT 08, A	; out power code to sup
0537	078D		El	POP HL	; restore delay pointer
0538	078E		Cl	POP BC	; restore delay count

LINE	LOC.	LABEL	OBJ.CODE	MNEMONIC	COMMENTS
0539	078F		<b>C</b> 9	RET	value.
0540	0790	08	3E 08	LD A,08 ;	power code is 08
0541	0792		C3 8B 07	JP OUT	en en en en en en en en en en en en en e
0542	0795	09	3E 09	LD A, 08 ;	power code is 09
0543	0797		C3 8B 07	JP OUT	
0544	079A	HPWR	24	INC H ;	power code pointer
0545	079B		<b>7</b> E	LD A, (HL)	power code is from
0546	079C		C3 8B 07	JP OUT	table.
0547			Delay comp	arison and pow	ver code table
0548			are given	in the followi	ng locations
0549			respective	ly.	

(06D0-06DF):7F 6A 5F 55 47 37 25 07 77 70 6A 65 5F 5A 55 3F (07D0-07DF):03 03 04 04 05 05 06 07 02 02 02 01 01 01 00 00



CONNECTION DIAGRAM OF THE MICROCOMPUTER

### APPENDIX D

### UUSER MANUAL OF THE KIT

The kit has 24 keys on keyboard. 16 of them are for hexadecimal data, 8 of them are function keys. The first four of function keys are related with operating system and the others are related with motor drive program.

0	4	8	C	+ 4 - 4	Con.
1	5	9	D.	:	Cal.
2	6	A	E	Cur.	Drv.
3	7	В	F	Run	Int.

Keyboard Layout

### FUNCTION KEY:

- + Key: The address value which is displayed is incremented by one and data belongs to the new address value.
- Key: The address value which is displayed is decremented by one, and data belongs to the new address.
- Cur. : It operates the CURSOR. If the cursor is on the first digit of data, then the data keys are used to change the data portion of the display. Cur. key changes the place of the cursor point.
- Run : When it is pushed, the address value on the display is loaded to the program counter.

CON. : All conditions related with motor drive are entered with the succesive use of this key.

1st STROKE: dr is demanded

X X X X. d r

Direction

Step Mode Condition

Clock-Wise: 00

Full Step:00

Counter Clock-Wise: xx

Half Step:xx


3<sup>rd</sup> STROKE: Previous condition is entered, SS is demande

X X X X. S S

Step Size Condition

0000-FFFF, 0000 means limitless.


2nd STROKE: SS is entered, SP is demanded.



0002-04FF Step/sec.

O4FF Step/sec. is the maximum start-stop speed in half step mode. For full step mode, it is about O280 step/sec.

4<sup>th</sup> STROKE: SP is entered, AC is demanded.



a = 0000-007F Step/sec.

5<sup>th</sup> STROKE: Acceleration value is entered and program returns to monitor.

- CAL.: Delay counts and acceleration table is calculated and after calculation program returns to initial state.
- DRV : Motor is started to run according to the previous calculation values.
- INT: Initialize the motor position by running it 16 steps and then, computer knows the step position of the motor at that moment.

### MESSAGES:

- READY. : After given step size is completed, motor is stopped and "ready" message is displayed three times by flashing.
- Error 0: If the given speed is smaller than 0002 step/sec. then, Error O message is displayed three times by flashing.
- Error 1: If the given speed is greater than O4FF step/sec.
  then, Error 1 message is displayed three times by
  flashing.

- Error 3 : If acceleration is given with no limit (Step' size = 0000) then, Error 2 message is displayed three times by flashing.
- RESET KEY: Reset can be also used as an emergency stop switch of the motor drive system.
- REVERSE KEY: This key is used to reverse the direction of the motor. It is connected to INT pin of the CPU via a one shot chip (interrupt circuit).

# Z80 MACHINE CODE LISTING

CODE	SOURCE STATEMENT	CODE	SCU STAT	RCE EMENT		OBJ		IRCE EMENT	CODE	SOU STATI	RCE EMENT	
BE	ADC A,(HL)	E620	AND	n		CB63	BIT	4.E	EDB1	CPIR		- 1
DDSE05	ADC A,(IX+d)	CB46	BIT	0,(HL)	il	CB64	BIT	4.H	EDAI	CPI	•	- 1
FD3E05	ADC A(IY-d)	DDC80546	EIT	0,(1X+d)	i	CB65	BIT	4.L	2F	CPL	2.*	- [
8F	ADC A,A	FDCB0546	BIT	0,(1Y+d)		CB6E	BIT	5 (HL)	27	DAA	· .	
28	ADC AB	CB47	BIT	0,A	1	DDC8056E	BIT	5.(1X+d)	35	DEC	HLI	i
89	ADC A,C	C840	BIT	O.B		FDCB056E	SIT	5,t1Y+d)	DD3505	DEC	(1X+d)	- 1
BA .	ADC A,D	CB41	BIT	0.C		C86F	BIT	5,A	. FD3505	DEC	(1Y+d)	
88	ADC A.E	CE42	TIS	O.D	1	C865	BIT	5.8	30	DEC	A	- 1
8C	ADC A,H	CB43 .	BiT	0 .E		CB69	BIT	5,C	05	DEC	8	
8D	ADC A.L	CB44	BIT	0.H	1	CS6A	BIT	5,0	QB CB	DEC	3C	
CE20	ADC A,n	CB45	BIT	O L	1	CB6B	BIT	5.E	00	DEC	C	- 1
ED4A	ADC HL.BC	CB4E	BIT	1 (HL)		CB6C	BIT.	5.H	15	DEC	ס	
ED5A	ADC HLDE	DDCB054E	8:1	1.(tX+d)		CBGD	BIT	5 L	18	DEC	DE	1
ED6A	ADC HLHL	FDCB054E	BIT	1 (IY+d)	1	CB76	BIT	6.HLI	מי	DEC	E	1
ED7A	ADC HL,SP	CB4F	EIT .	1,A	i	DDC80576	BIT	6,+!X+d)	25	DEC	Н	i
86	ADD A,(HL)	CB48	SIT	1,8		FDCB0576	BIT	6.(IY+d)	28	DEC	HL	- 1
DD3605	ADD A,(IX+d)	C5 <b>÷</b> 9	BIT	1.C		CB77	2'T	6 A	DD2B	DEC	1X	- 1
FD8605	(b+YI),A DDA	CB4A	. GIT	1,0	)	CB 70	BIT	6.8	FD2B	DEC	14	
87	ADD A,A	C848	BIT	1.E	1	CB71	BIT	6 C	20	DEC.	L	- 1
80	ADD A.S	C54C	BIT	1.H	1	CB72	BIT	5.D	38	DEC	SP	- 1
81	ADD A.C	CE4D	BIT	1 L	1.	C573	BIT	6.E	F3	D1	ė.	1
82	_ ADD A,D	C556	BIT	2 (HL)	}	CB74	BIT	6.H	102E	DJNZ	ė.	1
E3	ADD A.E	D0C80556	BIT	2 11X+d1	i		BIT	6.L	E3	EX	ISPIHL	ı
84	ADD A,H	FDC80556	EIT	2.(1Y · c)	- 1	C875	BIT	7,14L)	DDE3	EX	(SP) IX	i
85	ADD AL	C657	BIT	2,A	1	CB7E			FDE3	ΕX	(SPI,1Y	J
C620	ADD An	CBEO	BIT	2.8	1	DDC8057E FDC8057E	BIT	7,(IX+d) 7,(IY+d)	08	EX	AF AF	
•		C851	51T	2.C	1.	C87F			EB	έx	DEHL	
09	ADD HL,BC	C#52	BIT	7.D	.		BIT	7,A	D9	EXX	00,	1
19	ADD HLDE	CB53	BIT	2.5	i	CB78	81T	7.B	76	HALT		- 1
29	ADD HLHL	C554	BIT	_ 2,H	1	CB79	_	7.C	ED46	(55	0	.
39	ADD HL,SP	C855	BIT	2.L	- 1	CB7A	SIT	7.5	13	155	1	
DD09	ADD IX,BC	CBSE	B:T	3.(HL)	1	CB7B	BIT	7.E	ED56	(8)	2	
DD19	ADD IX DE	DDCB055E	BIT	3,(1X+d)		CB7C	BIT	7.H	ED5E		- \	1
DD29	ADD IX,IX	FDCB055E	BIT	3.(1Y+c)	- 1	C27D	SIT	7.L	ED78	IN .	A (C)	
DD39	ADD IX.SP	CBSF	BIT	3.A	- 1	DC3405	CALL	C,nn	ED40	, 1N	5,(C)	- 1
FD09	ADD IY.BC	CB58	BIT	3.8		FC3405	CALL	M <sub>i</sub> nn	ED48	iN	C,(C)	
FD19	ADD IY.DE	C859	BIT	3.C	1	D48405	CALL	NC,nn	5 D50	in.	D. (C)	
FD29	ADD IY,IY	CB5A	BIT	3.D	1	C42405	CALL	NZ <sub>nn</sub>	ED58	. 111	E.(C)	1
FD39	ADD IY.SP	C358	BIT	3.E	- i	F48405	CALL	P,nn	ED60	:N	H.(C)	J
A6	AND (HL)	to the second se			1	EC8405	CALL	PE.nn	ED68	IN	L.(C)	
DDA605	AND (IX+d)	CBSC	BIT	3.H	1	E48405	CALL	PO.nn	34	INC	(HL)	- 1
FDA605	AND (IY+d)	CE5D	BIT	3.L	1	CC8405	CALL	Z,nn	DD3405	INC	(P+A)	,
A7	AND A	CB66	BII	4.(HL)	1	CD8405	CALL	nn	FD3405	14C		1
GΑ	AND B	DDC80566	61T	4,(1X+d)	1	3F	CCF	•	3C	INC	A	. )
A1	AND C	FDCB0566	BIT	4.(1Y+d)	1	BE	CP	(HL)	04	INC	8	- #
A2	AND D	CB67	BIT	4.A		DDBE05	CP .	(IX+d)	03	INC	BC	! !
A3	AND E	CB60	BIT	4,B	1	FDEE05	CP	(F+A)	oc oc	INC	C	- 11
A4 :	AND H	CB61	SIT	4,C	Į.	BF	CP	A	14	INC	D	- [1
A5	AND L	CB62	BIT	4,D	4	83	CP	B	13	INC	DE	- / /
CB39	SRL C	CB2B -	SRA	Ε	-	89	CP	С	1C	INC	E	- 1
CB3A	SRL D	CB2C	SRA	н	1	BA	CP	D	24	174C	н	
C838	SRL E	CB2D	SRA	L		88	CP	E	23	INC	HL	1 .
CB3C	SRL H	CB3E	SRL	(HL)	1	BC	CP	н	DD23	INC	1X	1
CB3D	SRL L	DDC8053E	SRL	(1X+d)	i	BO	CP	L .	FD23	INC	IY .	i
96	SUB (HL)	FDCB053E	SRL	(IY+d)	1	FE20	CP	n	2C	INC	L	- 1
DD9605	SUB (IX+d)	CB3F	SRL	Α .	1	EDA9	CPD		33.	INC	SP	- 1
000000	200 117-01	CBJF	SRL		ı	ED89	CPDR		DB20	IN	A.Inl	1

			·			<del></del>			, r ·		
OBJ	SOL		OBJ	so	URCE	OBJ	SOL	JRCE	OBJ	SOU	RCE
CODE	STAT	EMENT	CODE	STA	TEMENT	CODE	STAT	EMENT .	CODE	STATE	MENT
EDAA	IND.		DD7E05	LD	A_(IX+d)				<del>                                     </del>		
EDBA	INDR			FD.	(b+YI),A	5B	LD	E,E	EDB3	OTIR	
EDA2	INI		FD7E05			5C	LD	E.H	ED79	OUT	IC),A
EDB2	INIR		3A8405	LD	A,(nn)	5D .	LD	E.L	ED41	OUT	(C),8
C38405	JP	กก	7F	LD	Α.Α	1E20	LD	E n	ED49	OUT	(C).C
E9	JP	(HL)	78	LD	A.B	66	LD	H,(HL)	ED51	OUT	(C),D
DDE9	JP	(IX)	79	LD	A.C	DD6605	LD	H,(1X+d)	ED59	OUT	(C).E
FDE9	JP	(IY)	7A	LD	A,D	FD6605	LD	H,(1Y+d)	ED61	OUT	(C),H
DAS405	JP	C.nn	.7B	LD	A.E	67	LD	H,A	E D 69	OUT	(C),L
F A8405	JP	Man	7C	ΓĎ	A,H	60	LD	нв	D320	OUT	(n),A
D28405	JP.	NC.nn	ED57	ΓĎ	I.A.	61	LD	н.С	EDAB .	OUTD	
C28405	JP.	NZ.nn	7D	LD	A,L	62	LD	H,D	EDA3	DUTI	
F28405	JP	P.nn	3E20	LD	A,n	63 64	LD	H.E	F1 .	POP	AF
	JP JF	PE nn	EDSF	LD	A,R	65		нн	C1	POP	BC
EA8405	JP P	PO,nn	46	LD	B.(HL)		LD.	H,L	D1	POP	DE
E28405	-		DD4605	LD	B,(1X+d)	2620	r D	H,n	E1	POP	HL
CA6405	JP	Z nn	FD4605	LD.	B.(IY+d)	2A8405	LD	HL (nn)	DDE1	POP	ıx i
382E	JR	C.e	47	LD	B.A	218405	LD	HL,nn	FDE1	POP	IY
302E	JR	NC.e	40	LD	E.B	ED47	LD	I,A	F5	PUSH	AF '
202E	JR	NZ.e	41	LD.	E C	DD2A8405	LD	(nn),XI	C5	PUSH	BC
282E	JR JR	Z,e e iilu	42	. LD	B.D B.E	DD218405	rD.	IX,nn	D5	PUSH	DE
182E			43	FD FD	Б, <b>С</b> В Н	FD2A8405	ĽĎ	IY,(nn)	E5	PUSH	HL [
0?	LD	IBCI,A	44	FD FD	E.L	FD218405	LD	IY,nn	DDE5	PUSH	1X
12	LD	IDELA	0620	LD	B <sub>.</sub> n	6E	LD	L,(HL)	FDE5	PUSH	iY .
77	LD	(HLI,A	ED488405	LD.	BC (nn)	DD6E05	LD	L.(IX+d)	CBE6	RES	0.(HL)
70	LD	(HL1,B	018405	LD	BC.nn	FD6E05	LD	L (IY+d)	DDCE0586	RES	0.(1X+d)
71	LD	(HLI,C	4E	LD	C.:HL)	6F	LD	L.A	FDCB0586	RES	0,(IY+d)
72	LD	(HL),D	DD4E05	FD.	C (IX+d)	68	LD	L.B	C687	RES	0,4
73	LD	(HLI,E	FD4E05	LD	C (1Y+d)	69	LD	r.c	CBEO	RES	0.B
74	LD	(HL),H	4F	LD	C.A	6A	LD	L.D	CB81	RES	0.C
75	LD	(HL),L	4		C.B	<b>6</b> B	LD	L.E	CB82	RES	0,D
3620	LD	(HL),n	48	LD	C.E	6C	LD	L,H	CB83	RES	0,E
DD7705	ĽĐ	(IX+d),A	49	LD		6D	LD	L.L	CB84	RES	0,Н
DD7005	LD	(1X+d),B	44	FD	C.D C.E	2E20	LD	L,n	CB85	RES	0.L
007105	LD	(IX+d),C	45	LD.	C.H	ED4F	LD	R,A	CB8E	RES	1,(HL)
DD7205	רס	(IX+d),D	4C	FD	•	ED788405	LD	SP (nn)	DDCB058E	RES	1,(IX+d)
DD7305	LD	(IX+d) E (IX+d) H	4D	LD	C.L	F9	LD	SP.HL	FDCB058E	RES	1,((Y+a)
DD7405	LD	(IX-a) L	0E20	LD	C,n	DDF9	LD	SPIX	CB8F	RES	1,A
DD7505	LD	(IX+d),n	56	LD	D,IHLI	FDF9	LD_	SP,IY	CB88	RES	1.B
DD360520	LD	(IX-d),A	DD5605	LD	D,(IX+d)	318405	LD	SP.nn	CB89	RES	1.C
FD7705	LD	(IY-d),A	FD5605	LD	D,(1Y+d)	EDA8	LDD		CB8A	RES	1.D
FD7005	LD	(1Y+d) C	57	LD	D,A	EDES EDAO	LDDR		СВВВ	RES	1.E
FD7105	LD	(IY-d),D	50	LD	a,d	EDA0	LDI	-	CBSC	RES	1,H
F D7205	LD	(1Y+d),E	51	LD	D.C	EDBU ED44	NEG		CBBD	RES	1.L
FD7305	LD	(IY+d)_H	52	LD	D,D	00	NOP		C896	RES	2,(HL)
FD7405	LD	(iY+d).L	. 53	LD	D,E	B6	OR	(HL)	DDCB0596	RES	2,(IX+d)
FD7505	ĽĎ	•	54	LD	D.H	DD8605	OR	(IX+d)	FDCB0596	RES	2,(1Y+d)
FD360520	LD	(fY+d),n	55	LD	D.L	FDB605	OR	(IY+d)	CB97	RES	2.A
328405	LD	(nn),A	1620	LD	D.n	B7	OR ·	Α .	CB90	RES	2,B
ED438405	LD	(nn),8C	ED568405	LD	DE (nn)	EO:	OR	В	CB91	RES	2.C
ED538405	LD	(nn),DE	118405	LD	DE,nn	B1	OR	Č .	CB92	RES	2.D
228405	LD	(nn),HL	5E	LD L	E.(HL)	B2	OR	D	CB93	RES	2,E
DD228405		(nn),IX	DDBE05	LD	E.(IX+d)	B3	OR	E	CB94	RES	2,н
FD228405		(nn),tY	FD5E05	LD	E,(IY+d)	B4	OR	н	CB95	RES	2,L
ED738405	ΓD	(nn) SP	5F	LD	A.3	85	OR	ï	CB9E	RES	3,(HL)
OA.	LD	A.IBCI	58	LD	E.B	F620	OR	- ·	DDCB059E	RES	3,(IX+d)
1A	LD	A,(DE) A,(HL)	59	FD	E.C	ED8B	OTDR		FDCB059E	RES	3,(1Y+d)
7E	LD	M,INCI	5A	LD	. E.D	1	_,	· · · · · · · · · · · · · · · · · · ·	j		

	OBJ	SOL	JRCE	ОВЈ	SOU	RCE	OBJ	SOUP	CE	OBJ	SOI	URCE
	CODE	STAT	EMENT	CODE	STATE		CODE	STATE	MENT	CODE	STAT	EMENT
Ī	CB9F	RES	3,A	ED4D	RETI		DDC805E6	SET	4.(1X+d)	9E	SBC	A (HL)
1	CB98	RES	3,B	ED45	RETN		FDCB05E6	SET	4,(IY+d)	DD9E05	SBC	A,(IX+d)
- 1	CB99	RES	3,C	CB16	RL	(HL)	CBE7	SET	4.A	F D9E05	SBC	A.(IY+d)
- 1	CE9A	RES	3,D	DDCB051	5 RL	(IX+d)	CBE0	SET	4.B	9F	SBC	A,A
- 1	CB98	RES	3.E	FDCB0516		(IY+d)	CBE1	SET	4,C	98	SBC	A,B
-	CB9C	RES	3,H	CB17	RL	A	CBE2	SET	4.D	99	SBC	A.C
1	CB9D	RES	3,L	CB10	RL	В	CBE3	SET	4,E	9A	SBC	A.D
- 1	CBA6	RES	4,(HL)	CB11	RL	C	CRE4	SET	4,H	' 9B	SBC	A.E
١	DDCB05A6	RES	4.(1X+d)	CB12	RL	D	CBE5 CBEE	SET	4,L 5,(HL)	9C	SBC	A,H
- 1	FDCB05A6 CBA7	RES RES	4,(IY+d) 4,A	CB13 CB14	RL RL	E H	DDCB05EE	SET	5 (IX+d)	9D ED42	SBC	A.L
J	CBAO	RES	4,B	CB15	RL	L	FDCB05EE	SET	5 (IY+d)	ED52	SBC SBC .	HL.BC HL.DE
١	CBA1	RES	4.C	17	PLA	-	CBEF	SET	5,A	ED62	SBC .	HLHL
- 1	CBA2	RES	4.D	CB06	RLC -	(HL)	CBE8	SET	5,B	ED72	SBC	HL,SP
- 1	CBA3	RES	4.E	DDC80506		(IX+d)	CBE9	SET	5,C	37	SCF	
- 1	CBA4	RES	4,H	FDCE0506	RLC	{IY+d}	CBEA	SET	5,D	CBC6	SET .	0,(HL)
ı	CBA5	RES	4.L	CE07	RLC	A	CBEB	SET	5.E	DDCB05C6	SET	0'(1X+9)
Į	CBAE	RES	5.(HL)	CBOO	ALC	В	CBEC	SET	5,H	FDCB05C6	SET	0,(IY+d)
- 1	DDCB05AE	RES	5 (IX+d)	CE01	FLC	C	CBED	SET	5, <b>L</b>	CBC7	SET	A.0
	FDCB05AE	RES	5,(IY+d)	CB02	RLC	D.	CBF6	SET	6,(HL)	CBCO	SET	0,B
·	CBAF	RES	5,A	CB03	RLC	E	DDCB05F6	SET	6,(1X+d)	CBC1	SET	0,C
İ	CBA8	RES	5.B	CB04 CB05	RLC RLC	H L	FDCB05F6	SET	6,(IY+d)	CBC2 CBC3	SET SET	0.D 0.E
	CBA9	RES	5,C	07	RLCA	L .	CBF7	SET SET	6,A 6,B j	CBC4	SET	0,E
- 1	CBAA CBAB	RES	5,D 5,E	EDSF	RLD		CBF0 CBF1	SET	6.C	CBCS	SET	0.L
	CBAC	RES	5,E 5,H	CETE	RR	(HL)	CBF2	SET	6.D	CBCE	SET	1.(HL)
i	CBAD	RES	5.L	DDCB051		(IX+d)	CBF3	SET	6.E	DDC805CE	SET	1,(IX+d)
	CBB6	FES	6 (HL)	FDCB0511	RR	(IY+d)	CBF4	SET	6,H	FDCB05CE	SET	1.(IY+d)
- 1	DDCB05B6	RES	6,(1X+d)	CB1F	RR	Α	CBF5	SET	6.L	CBCF	SET	1,A
i	FDCB05B6	RES	6,(IY+d)	CE18	RR	В	CBFE	SET	7,(HL)	CBC8	SET	1,B
. !	CBB7	RES	6.A	CB19	RR	C	DDCB05FE	SET	7,(IX+d)	CBC9	SET	1,C
ì	CBBO	RES	6,B	CB1A	RR	D	FDCB05FE	SET	7.(IY+d)	CBCA	SET	1.D
	CBB1	RES	6.C	CB1B	RR 	E	CBFF	SET	7.A	CBCB	SET	1.E
٠	CBB2	RES	6,D	CB1C	RR	н	CBF8	SET	7,B	CBCC	SET	1,H
- 1	CBB3	RES	6,E	CB1D 1F	RR RRA	L	CBF9	SET	7,C	CBCD	SET	1,L
ı	CBB4	RES	. е.н	CEOE	RRC	(HL)	CBFA	SET SET	7,D 7,E	CBD6 DDC805D6	SET	2,(HL) 2,(IX+d)
	CEB5	RES	6.L	DDCB050		(IX+d)	CBFB CBFC	SET	7,E 7,H	FDCB05D6	SET	2,(1X+d) 2,(1Y+d)
	CBBE	RES	7.(HL)	FDCB050		(iY+d)	CBFD	SET	7.L	CBD7	SET	2,A
. [	DDC8058E	RES	7,(IX+d)	CBOF	RRC	Α	CB26	SLA	(HL)	CBD0	SET	2,8
	FDCB058E	RES RES	7,(IY+d)	CBOS	RRC	B	DDC80526	SLA	(IX+d)	CBD1	SE3	2,C
ſ	CBSF CBB8	RES	7,A 7,B	CB09	RAC	C	FDCB0526	SLA	(IY+d)	CBD2	SET	2,D
	CBB9	RES	7.C	CBOA	RRC	D	C827	SLA	Α	CBD3	SET	2.E
ŀ	CBBA	RES	7.D	CBOB	RRC	E .	CB20	SĻA	В	. CBD4	SET	2.H
	СВБВ	RES	7.E	СВОС	RRC	н	C821	SCA	С	C9D5	SET.	2,L
- 1	CEBC	RES	7,H	CB0D OF	RRC	L .	CB22	SLA	D ,	CBD8	SET	3,8
- 1	CBBD	RES	7.L	ED67	RAD		CB23	SLA	E ,	CBDE	SET	3,(HL)
- [	C9 .	RET	_	C7	RST	00H	CB24	SLA	H L	DDCB05DE FDCB05DE	SET SET	3,(IX+d) . 3,(IY+d)
- 1	D8	RET	C	CF	RST	08H	CB25 CB2E	SLA SRA	(HL)	CBDF	SET	3,(1+-a) 3,A
- 1	FB	RET	M	707	RST	10H	DDCB052E	SRA	(1X+d)	CBD9	SET	3.C
1	, D0 C0	RET	NC NZ	DF	FST	184	FDCB052E	SRA	(IY+d)	CBDA	SET	3.D
	CO FO	RET RET	NZ P	E7	RST	20H	CB2F	SRA	A	CEDB	SET	3.E
:	E8	RET	PE .	EF .	RST	28H	CB2B	SRA	8	CBDC	SET	3,H
	EO	RET	PO	F7	RST RST	30H 38H	CB29	SRA	С	CSDD	SET	3,L
	CB	RET	. Z	DE 20	SEC	A,n	CB2A	SRA:	. <u>D</u>	CBE6	SET	4.(HL)
- 1	94	SUB	н	90	SUB	В	AA	XOR	D -	DDAE05	XOR	(IX+q)
- 1	95	SUB	Ĺ	91	SUB	c c	AB	XOR	E	FDAE05	XOR	(IY+d)
	D620	SUB	n	92	SUB	D	AC	XOR	н	, AF	XOR	A
ļ	AE	XOR	(HL)	93	SUB	Ε	AD	XOR	L D	A8	XOR	В
		•	•				EE20	XOR	"	Α9 '	XOR	C

# intel

# 8255A/8255A-5 PROGRAMMABLE PERIPHERAL INTERFACE

- MCS-85<sup>TM</sup> Compatible 8255A-5
- 24 Programmable I/O Pins
- Completely TTL Compatible
- Fully Compatible with Intel® Microprocessor Families
- Improved Timing Characteristics
- Direct Bit Set/Reset Capability Easing Control Application Interface
- 40-Pin Dual In-Line Package
- Reduces System Package Count
- **Improved DC Driving Capability**

the Intel® 8255A is a general purpose programmable I/O device designed for use with Intel® microprocessors. It has I/O pins which may be individually programmed in 2 groups of 12 and used in 3 major modes of operation. In the first mode (MODE 0), each group of 12 I/O pins may be programmed in sets of 4 to be input or output. In MODE 1, the second mode, each group may be programmed to have 8 lines of input or output. Of the remaining 4 pins, 3 are used for hand-rating and interrupt control signals. The third mode of operation (MODE 2) is a bidirectional bus mode which uses 8 as for a bidirectional bus, and 5 lines, borrowing one from the other group, for handshaking.




Figure 1. 8255A Block Diagram



Figure 2. Pin Configuration



### 8255A FUNCTIONAL DESCRIPTION

### General

The 8255A is a programmable peripheral interface (PPI) device designed for use in Intel® microcomputer systems. Its function is that of a general purpose I/O component to interface peripheral equipment to the microcomputer system bus. The functional configuration of the 8255A is programmed by the system software so that normally no external logic is necessary to interface peripheral devices or structures.

### **Data Bus Buffer**

This 3-state bidirectional 8-bit buffer is used to interface the 8255A to the system data bus. Data is transmitted or received by the buffer upon execution of input or output instructions by the CPU. Control words and status information are also transferred through the data bus buffer.

### Read/Write and Control Logic

The function of this block is to manage all of the internal and external transfers of both Data and Control or Status words. It accepts inputs from the CPU Address and Control busses and in turn, issues commands to both of the Control Groups.

### (CS)

Chip Select. A "low" on this input pin enables the communiction between the 8255A and the CPU.

### (RD)

Read. A "low" on this input pin enables the send the data or status information to the CP data bus. In essence, it allows the CPU to "rest the 8255A.

### (WR)

Write. A "low" on this input pin enables the CPU " water data or control words into the 8255A.

### (An and A1)

Port Select 0 and Port Select 1. These input signarconjunction with the RD and WR inputs, conselection of one of the three ports or the control and registers. They are normally connected to the significant bits of the address bus (A<sub>0</sub> and A<sub>1</sub>).

### 8255A BASIC OPERATION

		RD	WR	ĈŚ	INPUT OPERATION (P)
<u>A1</u>	A <sub>0</sub>	HU	4413	L3	INPUT OPERATION IS I
0	0	0	1.	0	PORT A - DATA BUS
0	1	0	1	0	PORT B - DATA BU'
1	0	0	1	0	PORT C → DATA BU
					OUTPUT OPERATION (WRITE)
0	0	1	0	0	DATA BUS → PORT A
0	1	1	0	0	DATA BUS PORT H
1_	0	1	0	0	DATA BUS - PORT C
1	1	1	0	0	DATA BUS - CONTRC
				i	DISABLE FUNCTION
X	×	×	×	1	DATA BUS - 3-STATE
1	1	0	1	0	ILLEGAL CONDITIO
X	х	1	1	0	DATA BUS - 3-STATI




Figure 3. 8255A Block Diagram Showing Data Bus Buffer and Read/Write Control Logic Functions



### 8255A OPERATIONAL DESCRIPTION

### **Mode Selection**

There are three basic modes of operation that can be selected by the system software:

Mode 0 - Basic Input/Output

Mode 1 - Strobed Input/Output

Mode 2 - Bi-Directional Bus

When the reset input goes "high" all ports will be set to the input mode (i.e., all 24 lines will be in the high impedance state). After the reset is removed the 8255A can remain in the input mode with no additional initialization required. During the execution of the system program any of the other modes may be selected using a single output instruction. This allows a single 8255A to service a variety of peripheral devices with a simple software maintenance routine.

The modes for Port A and Port B can be separately defined, while Port C is divided into two portions as required by the Port A and Port B definitions. All of the output registers, including the status flip-flops, will be reset whenever the mode is changed. Modes may be combined so that their functional definition can be "tailored" to almost any I/O structure. For instance; Group B can be programmed in Mode 0 to monitor simple switch closings or display computational results, Group A could be programmed in Mode 1 to monitor a keyboard or tape reader on an interrupt-driven basis.




Figure 5. Basic Mode Definitions and Bus Interface





Figure 6. Mode Definition Format

The mode definitions and possible mode combinationary seem confusing at first but after a cursory review the complete device operation a simple, logical I/O a proach will surface. The design of the 8255A has take into account things such as efficient PC board lay control signal definition vs PC layout and complete functional flexibility to support almost any peripheral device with no external logic. Such design representate maximum use of the available plns.


### Single Bit Set/Reset Feature

Any of the eight bits of Port C can be Set or Reset using single OUTput instruction. This feature reduces software requirements in Control-based applications.

- PCB -LAYOUTS



SOLDER SIDE



### BIBLIOGRAPHY

- 1. Acarnley P. P., Stepping Motors, Peter Peregrinus Ltd., 1982
- 2. Miyamoto H., Goeldel C., A Microprocessor Based Time
  Optimal Control of A Variable-Reluctance Step Motor, <u>IEEE</u>

  <u>Transactions on Industrial Elect..Vol.29.No.3.pp</u> 190-196
  August 1982
- Acarnley P.P., Gibbons P., Closed Loop Control of Stepping
  Motors: Prediction and Realization of Optimum Switching
  Angle, IEEE Proc. Vol. 129, No. 4, pp 211-216, july 1982
- 4. Barden W., The Z80 Microcomputer Handbook, Tabs, 1981
- 5. Zaks R., Microprocessor Interfacing Techniques, Sybexs, 1982
- 6. Bailey D. A., Stepper Motor Drive Circuit, Wireless World, pp 76-81. February 1983
- 7. Vraets W. J., French D., Minor Closed Loop Control of Stepping Motors For Use In High Speed Positioning, Int. J. Mach. Tool Des. Res., Vol.21, No.314, pp. 217-223, 1981