

TEE ACROPRCCESSOR-CONTROLLED DUPLEX LIET SYSTEA

> by

## Abdulkadir OZCAN

3.j. In T. 3., Bogazici University, 1981

Bogazici University Library


Submitted to the Institute of Graauate Studies in Science and Engineering in Partial Fulfillnent of the Requirements for the Degree of

> Master of Science in
> Electrical Engineering

> Bogazici University
> 1984

## ACKNO WLEDGEMENTS

I wish to express my gratitude to Dr. Omer CERID for his encouragements, and helpful discussions.

I thank also Dr . Ozdemir GULAN, the director of ' BURKHARD GANTEMBEIN GMBH, TURKEY' who helped me with some of the problems of conventional duplex lift systems.

I wish to thank to several individuals who contributed to the final version of my work, Semih BINGOL -a graduate student-, our laboratory technician Cevat GUL, and Fatih COLGAR -a $\mu$ Phobbyst.

I would like to thank finally Ifakat OZCAN, my wife, for her kindly benefits during my study.

## TABLE OF CONTENTS

ACKNOWLEDGEMENTS ..... iii
TABLE OF CONTENTS ..... iv
ABSTRACT ..... vi
LIST OF FIGURES
LIST OF TABLES
I. DEFINITION OF THE GENERAL PROBLEM ..... 1
I. 1. Characteristics of a Duplex ..... 1
Lift System
I.2. Problem Statements and Design Goals ..... 5
II. METHODOLOGY USED IN THE DESIGN ..... 7
III. SYSTEM HARDWARE ..... 10
III.1. Buttons and Switches ..... 12
III.2. Light Sensors ..... 17
III.3. The Duplex Lift Simulator ..... 21
III.4. The Microprocessing\& Memory Unit 24
III.5. The Address Decoder and Address Map ..... 29
IV. SYSTEM SOFTWARE ..... 31
IV.1. Restart and Initialization ..... 33
IV.2. Bringing Cars to Optimum WaitingFloors33
IV.3. Allowing Interrupts for Service Requests ..... 37
IV.4. Scanning the Requests ..... 40
IV.5. Starting the Appropriate Car ..... 44
to Serve the Requests
IV.6. Reached Floor Routine ..... 44
IV.7. Clearing the Served Requests ..... 46
V. RESULTS AND CONCLUSIONS ..... 48
V.1. Results ..... 48
V.2. Possible Variations in the ..... 50Designa and Recommendationsfor Further Study
VI. APPENDICES
VI.1. MC 68A21 PIA Pin Assignement ..... 52

## ABSTRACT

The application areas of microprocessors have been growing recently. In addition to various areas, efficient and reliable results can be obteined in duplex elevator control systems.

The object of this thesis is to apply microprocessor control on a duplex lift system.

Lifts, as known, transport passengens between floors upwards or downwards; consequently these systems dissipate much power. Most of the power is spent by lift motors and partially by control units.The aim of the thesis is to construct a more powerful control system reducing the power consumption and increasing the reliability. Since all logic combinations are considered the performance of the duplex lift system is maximized, the waiting time of passengers is minimized, thus up-down traffic speed is increased.

OZET

Son günlerde, mikroislemcilerin uygulama alanlarl gittikçe genişlemektedir. Çok çeşitli uygulama alanləri yanında, mikroişlemciler ikili (duplex) asansör sistemlerinin kontrolünde de gïvenilir ve etkin olarak kullanılır. Mikroislemcilerin kullanımlarının yaygın olmasinın başlıca nedenlerinden birisi, az güç sarfetmeleridir.

Bilindif̌i gibi asansörler yolcuları aşaģ veya yukarı dogru taşırlar. Dolayısıyla bu sistemler çok güç harcarlar. Harcanan gücün büyük bir kasml asansör motorlarınia, kalan kismı da kontrol ünitelerinde harcanır. Bu tezin ana hedefi mikroislemci kullanarak kontrol ünitelerindeki güç tasarrufunu azamiye çıkarmak ve yolcuların hizuet bekleme sürelerini asgariye indirmek, dolay1sıyle yukarı-aşaŋ̧̆ trafik hızını yükseltmektir.

## LIST OF FIGURES

I.1, I.2, I.3. The flexible service principle in duplex system.
I.4. Incoming and information signals of the system.
II.1. System block diagram.
III.1. The control system block diagram.
III.2. The circuit diagram of the push buttons.
III. 3. The circuit diagram of the alarm clear.
III.4. The special transportation and in-cabin stop switch circuit diagram.
III.5. The block diagram of the light sensor.
III.6. The circuit diagram of the light sensor.
III.7. The block diagram of the duplex lift simulator.
III.8. The circuit diagram of the duplex lift simulator.
III.9. The I/O pin configuration of the PIAs.
III. 10 The address decoder.
IV. 1. The flow chart of the whole program.
IV.2. The flow chart of bringing cars to optimum waiting positions.
IV.3. The 'ready to start' subroutine.
IV.4. The 'lock door' subroutine.
IV.5. The 'unlock door' subroutine.
IV.6. The interrupt service routine.
IV.7. Scanning routine.
IV.8. Recording the states of $A$ and $B$ subroutine.
IV.9. The 'start car' routine.
IV. 10. Reached floor routine.
IV. 11. Clearing the served requests routine.

LIST OF TABLES
III.1. The address map.

## CHAPTER I.

DEFINITION OF THE GENERAL PROBLEM

## I. 1. The Characteristics of a Duplex Lift System

A duplex lift system is built with two cabins which co-operate in an optimum manner. Automatically both cars adapt to the frequently changing traffic situations in office buildings, hotels, hospitals, e.t.c. The main goal in a duplex lift system is to minimize the waiting time of passengers and to save energy by operating both cars optimally.

First, the cars should be allocated automatically at the optimum waiting floors. The control system divides upward and downward travel into variable zones. The GHVEIEBI
arrangement of these zones depends upon the docations of cabins, the directions of both cars, adapting to the given situation with every scanning cycle of the control system.

Up and down landing calls are registered in a common storage and assigned to the lifts in accordance with the zones momentarely established by the automatic zone allocator.

The 'flexible service zone principle' in a duplex lift system is studied via Figs.I.1., I.2., and I. 3. In Fig.I.1. the Iift group is at rest. Neither car nor landing calls have been registered. The positions of the cars are the ones which are last served floors. The automatic zone allocator has established zones for allocation of the landing calls in accordance with the locations of the two cars.

As an example, suppose car $B$ has been started downwards in response to an in-cabin or a landing request like in Fig.I.2. Since car $B$ is now no longer available for upward travel the automatic allocator extends the operating zone of car A upwards to the landing call down of the $6^{\text {th }}$ floor.

If any of both lifts is being used for special uses, e.g. for furniture transportation, and is thus disconnected from the conmon external control by operation of a key switch, the case is shown in Fig.I.3. The automatic zone


Fig. I. 1.


Fig. I. 2


Fig. I. 3
$\Delta$ Up landing call
$*$ Down
$\square \Delta$
Car with predetermined up or down direction $\square$ Car without predetermined direction of travel $\boxtimes$

Car disconnected from external control
allocator takes into account of this situation by automatically transferring the entire zone allocation to the lift B. The same thing occurs as $B$ is busy or a car is fully loaded. So the flexible service zone principle provides optimum car service distrimbution.

A duplex lift system has also 'collective' character. As any car is going downwards it must collect all passengers on its way to travel.

The major advantages of the microprocessor based duplex lift system are so called short waiting times, reliability, and low cost operation. Short waiting times are performed by bringing free cars to ideal waiting positions to provide the shortest approach times to calls. The reliability comes from the microcomputer controlling. The cost of the system is greately reduced by using memories instead of some logic gates.

## I.2. Problem_Statement and Design_Goals

The scope of this thesis is to show that microcomputers can be successfully employed in the control of common elevator systems.

The aim is to construct and operate the control of a duplex lift group that has five floors.

All lift signals are maintained in a logical manner and sent to lift motors, doors, passengers, lift operators, e.t.c.

The control system receives and registers 'Incoming Signals' from landing call buttons, in-cabin stop buttons and door light sensors (shown as dqshed lines in Fig. I.4). Incoming signals are generated by pushing buttons, keying switches and passing through in front of doors.
'Information signals' display the right informations about the positions of cabins. The information signals are drawn as dotted lines in Fig. I. 4.

The microcomputer gathers together all these signals cited before and decides what to do for the lift group.


Fig. I.4

## CHAPTER II.

## METHODOLOGY U.SED IN THE DESIGN:

The $\mu$ Pcontrolled duplex lift system is designed according to the specifications and underlying goals given in this section. These specifications are . determined as stated below:
-The microcomputer system should ensure noiseless. operation. The meaning of this statement is that the duplex system should be insensitive to heat, coldness, dust and moisture.
-Each car retains the selected direction of travel until all car callsaand allocated landing calls in that direction have been answered. When the last call in one direction has been answered the next direction of travel is reserved automatically. If, for example, the car answers a down landing call at the end of its upward travel the DOWN direction is registered as the next direction of travel. At the same time the DOWN
hall lantern illuminates.
-The buttons and indicators should include:

1. Floor buttons, illuminating as call acceptance; stop buttons; and alarm buttons.
2. Car position indicators above the entrance. 3. One 'UP' and one 'DOWN' call button for each intermediate floor illuminating as call acceptance.
3. Two up or down direction arrows for each floor. in. front of each cabin door.
-A load measurement circuit with a full-load signal should prevent a fully loaded car from stopping for landing calls.
-Reservation control for disconnecting a lift from the external control during special uses, car cleaning, e.t.c. should be provided.

The microprocessor control should provide all of these specifications which have been mentioned. Under this aspect the main system can be divided into subparts as shown in Fig II. 1.

Four types of signals are sent to the CPU and memory unit of the system. These signals come from landing calls, floor indicators, in-cabin call ls
and light sensors. The CPU handles these signals logically, and then sends several signals to button displays, lift motors, and doors.

The design procedure is started by describing these sub-parts, and then constructing a flow chart.

Among different choices, the simplest and cheapest ones with minimum number of hardware components are chosen. The emphasise of the system is shifted to software for economy.


Fig. II. 1 System Block Diagram

## CHAPTER III.

## SYSTEM HARDWARE

The block diagram of the system is shown in Fig. III.1. The microcomputer system consist of:

1. One microprocessing Unit (CPU)
2. Two Read Only Memories (ROM)
3. Three Parallel Input/ Output Interface Circuits (PIA).
4. One Address Decoder Circuit.

This block diagram represents all of the hardware required for a fully operational microcomputer system. The 'Data Bus' is shared between all devices in the system. The 'Control Bus' is shared by all devices which get their required signals from the bus. Different combinations of signals may be received from the 'Address Bus' to define where each device is located.

The study will first begin with the I/O devices in the following sections.


Fig. III. 1 The Control System
III. 1. Buttons_and Switches

Buttons transmit signals to the CPU as they are pressed. According to hardware characteristics the buttons can be studied in three types:
A. Push Buttons

These are Ih-Cabin Stop Request, Landing Call, and Alarm Buttons.
'In-Cabin' buttons send requests to the CPU to move the cabin towards the desired floor. When the CPU admits the request the corresponding LED lights, the cabin will be locked and started towards the floor whose button has been pressed.
'Landing Call' buttons signal to the CPU that someone would like to go to another floor from the one whose button has been pushed. The CPU chooses the most suitable cabin, and starts it immediately towards the passenger. To indicate that the pushed landing call has been accepted the LED of the pushed button will light. If not so, it means both cars have been occupied by peeceding requests.
'Alarm Buttons' are pushed when any dangerous
III. 1. Buttons_and_Switches

Buttons transmit signals to the CPU as they are pressed. According to hardware characteristics the buttons can be studied in three types:
A. Push Buttons

These are In-Cabin Stop Request, Landing Call, and Alarm Buttons.
'In-Cabin' buttons send requests to the CPU to move the cabin towards the desired floor. When the CPU admits the request the corresponding LED lights, the cabin will be locked and started towards the floor whose button has been pressed.
'Landing Call' buttons signal to the CPU that someone would like to go to another floor from the one whose button has been pushed. The CPU chooses the most suitable cabin, and starts it immediately towards the passenger. To indicate that the pushed landing call has been accepted the LED of the pushed button will light. If not so, it means both cars have been occupied by peeceding requests.

[^0]condition occurs. A red LED begins to flash on and off to indicate the emergency.

All of these three types of push buttons are connected to bidirectional PIA datia lines.

The push buttons explained here are designed as shown in Fig. IIII. 2.

As the button is free there is some voltage on the capacitor C1 so that it is enough to pull the PIA data line to logic 1 level. The voltage at Node 2 is 3.4 Volts, the inverter output is low, and the LED is turned off. If the button is pressed the voltage at Node 1 drops to zero, theLED lights showing that someone wants a car.On the other hand the voltage at Node 2 drops to -1 V . temporarily, then rises to 3.4 V . This negative going pulse feeds to the interrupt gate, causing the interrupt bit of the PIA is set. If any interrupt is received the $C P U$ scans all $\mathrm{PLA}_{\text {Cidata }}$ lines to find out the pressed button. The CPU checks whether the request is acceptable or not. If acceptable it changes the corresponding PIA line to output; so the LTD remains lighted.

Since the voltage on the capacitor Cai fas been charged to 3.4 V multiple presses do not create interrupt

Fig. III. 2 The Circuit Diagram of Landing Calls, In-Cabin Stop Request, and Alarm Buttons.

pulses any longer. The interrupt pulse is generated if and only if the direction of the data line is programmed as input.
B. Alarm Clear Button
'The 'Alarm Clear' button is located in the operator's room to clear the alarm after the emergency has been overcome. The circuit diagram is shown in Fig, III.3. As pushed the voltage at Node 2 drops to nearly zero Volt, then rises to logic 1 level. This negative going pulse sets the intersupt bit in the control register of the PIA.

## C. Special Transportation \& Stop Switches

They have two states. When the routine is finished they should be turned off. These types of switches send interrupt pulses not only as turned on but also as turned off. The circuit diagram is shown in Fig. III.4.


Fig. III. 3 Push Button for Alarm Clear.


Fig. III. 4 The Special Transportation and Start/Stop Switch.

## III.2. Light Sensors

Light sensors are mounted in front of cabin doors of both lifts. They are used for counting the passengers entering or exiting the cabins. A seven segment display is connected to the outputs of each light sensor to indicate the number of passengers within any cabin.

To detect the direction of motsion two sensors for each door are built up. The block diagram is drawn in Fig. III.5.


Fig. III. 5 The Block Diagram of the Light Sensor.

A light beam produced by a light source is split and directed towards two phototransistors. If the incident beam path is broken due to such as a person passing through, a signal is produced. This is fed to the trigger input of the one-shot multivibrator to get the count pulse. The counter counts up or down by one depending on the direction of motion.

The circuit diagram of the light sensor is shown in Fig. III.6. When the beam falls on the phototransistor the collector to emitter resistance decreases to a few hundred ohms. If the beam path is broken the collector to emitter resistance increases to several megohms, causing relatively high positive voltage at the input of inverter H1. The steep edge of the rapidly falling output is differentiated by $C 1, R 2$, and $R 3$ to produce a sharp pulse. This pulse is then inverted by the inverter N.3 and applied to the count-up input of the counter. The pulse is also used to hold the other one-shot at reset for awhile not to generate a down count pulse.

Each successive breaking of the beam causes the counter to count up by one.

The down counting part of the circuit operates like the previous one.


The BCD outputs of the Up/Down counter are connected to a driver\&decoder circuit to drive a seven segment display, individuals thus are aware of the number of passengers in cabins.

The outputs of both light sensors are fed to PIA data lines and interrupt gate. As the control program is executed the interrupt pulses can be sent to the CPU. If the CPU is appropriate to handle the count interrupt it jumps to scan the light sensor outputs, finds out the direction of motion, and finally increments -or decrements- by one the number of passengers stored in the RAM.

The transportation capacity of each cabin is supposed to be six in this thesis; although it can be easily changed by changing the software.

## III. 3 The Duplex_Lift Simulator

The duplex lift simulator has been constructed to see the movement of the cabins in laboratory, since this thesis doesn't include the interface circuitry between the control part and a real lift group.

The lift simulator is designed with shift registers and their. outputs are connected to LEDs. A "1"may be shifted up or down, or stopped to replace the lift's motion. The simulator also contains "Liock/Unlock Door", "Door Open/Closed", and "Overloaded" signals. Here only the duplex lift simulator part is explained, while the others will be studied in the software sections.

Fig. III. 7 The Block Diagram of the Liftisimulator.


The block diagram of the lift simulatoe is shown in Fig. III. 8 , and the circuit diagram in Fig. III. 8.

The CPU loads the lift simulator at restart. The directions of the cabins should be set to UP position before loading. All the inputs of shift registers are set to zero except the first input; the MODE CONTROL input is pulled up; and then the LOAD pulse is applied to the CLKR inputs of all shift registers. Thus all zeros and a "1" at the inputs are loaded to the outputs.

An astable multivibrator has been designed to generate shift clock pulses.

If the CPU sets the UP output to high the shift right clock pulses are enabled and the " 1 " simulating the cabin begins to shift right. The same thing appears as the DOWN signal is applied.


Fig. III. 8 The Circuit Diagram of the Lift Simulator.

## III. 4 The_CPU_\& Memory_Unit

The CPU and memory part of the lift control system is constructed with: Microprocessing Unit, Read Only Memories, Peripheral Interface Adapters, and Addres Decoder circuits. Fig. III. 1 shows the block diagram of the microcomputer system. The detailed I/O configuration is redrawn in Fig. III.9.

MC 6802 is the heart of the system. It is a monolithic 8-bit microprocessor performing the centralcontrol function for the system. The MPU can execute 72 different instructions including arithmetic, logical, shift, rotate, load, store, conditional or unconditional branch, jump, interrupt, and stack manipulation instructions.
ac us ne ha
The MC 6802 has seven addressing modes that can be used by the programmer, with the addressing mode a function of both the type of the instruction and the coding within the instructions.

A RAM of 128-bytes and a clock generator is also present in the MC 6802.


PIA3


The PIA I/O lines can be divided into three types according to their directions:
A. Inputs:

1. Floor Indicators: 'lhey stay for indicating where the lifts are; namely F.I.1, F.I.2, F.I.3, F.I.4, and F.I.5.
2. Door Open/Closed Inputs: They show the doors of the cabins are closed or not. The lift won't start if its door is open.
3. Start/Stop Signals: They come from the Start/Stop switches mounted in the cabins to stop the lift for some purposes.
4. Passenger Count Signals:They are sent via light sensors to count the passengers in cabins. Thiese signals are only enabled when the doors are open. The CPU counts up or down by one depending on the direction of motion of passengers.
5. Interrupt Inputs:Interrupt signals are created by pushing the request buttons. The interruptsignals are sent to PIAs using CA1 and CB1isinputs.
B. Outputs:
6. Lock/Unlock Doors: As the CPU decides the door of a cabin shall be locked it sends a zero to lock. A lock relay can be commanded using this signal.
7. Overloaded $A / B$ : They indicate the bearing capacity of a cabinizés exceededcorcinot. Only six passengers are allowed to travel; otherwise the lift ignores all requests and doesn't start.
8. Start/Stop A/B: They are used to start or stop the lifts. If the CPU sets the line to " 1 ", the corresponding lift begins to move in the intended direction.
9. Up/Down $A / B$ : These outputs are connected to the shift right/left inputs of the lift simulator.
10. Clear Counters: The CPU clears the passenger counters at restart by sending a pulse to CLEAR inputs of the counters.
11. Load Shift Registers: These outputs send pulses to load the lift simulator at the initialization.
C. Bỉdirectional Data Lines:
12. In-Cabin Buttons: They are mounted in each cabin signalling which floor one would like to reach. The in-cabin buttons are named as $\mathrm{C}_{1}, \mathrm{C}_{2}, \mathrm{C}_{3}, \mathrm{C}_{4}$, and C5. These are programmed as inputs at the initialization. When pressed, they send both informations to data lines and interrupts to interrupt gates. If the request is acceptable the MPU changes the direction of the line to output. The direction is reverted back to input after the request has been sreved.
13. Landing Calls:They are located in front of cabin doors to indicate a passenger demands a lift. Landing call
buttons are named as U1, U2, U3, U4, and D5, D4, D3, D2.
14. Alarm A/B Buttons: As pushed the CPU changes the direction of the data line to output and lights the ALARM lamp.
15. Special Use Switch: This switch is turned on to reserve the lift $A$ for some special uses.

## III. 5 The Address Decoder and the Address_Map

Decoding addresses is done by using a 3 to 8 decoder. The inputs of the address decocer are $\mathrm{A}_{15}, \mathrm{~A}_{14}$, and $\mathrm{A}_{11^{\circ}}$ Here $A_{15}$ is the $M S B$, and $A_{11}$ is the LSB. The pinouts of the decoder is drawn in Fig. III.10.

There exist three PIAs and two EPROMs to be addressed. The locations are chosen as:

PIA1: $8000-8003$
PIA2: $8004-8007$
PIA3: 8008 - 80 OB
ROM1: FO OO - F7 FF
ROM2: F8 $00-\mathrm{FF} \mathrm{FF}$
The EPROM decoding is achieved using only 酋/Prog pins. The Output Enable(E) pins are grounded.

The RAM in the chip is continuously enabled by connecting the $R E$ input to $V_{c c}$.

The address map is drawn in Table III. 1.


Fig. III. 10 The Address Decoder.



Table III. 1 The Address Map.

## CHAPTER IV.

SYSTEM SOFFWARE

The program of the Duplex Lift Control System includes two parts : Main Program: and Interrupt Service Routine. In this chapter the two parts of the program will be described completely.

When the system is turned on the processor begins to execute the Main Program whose flow chart is shown in Fig. IV.1. The routine can be divided into seven parts as stated below:

1. Restart and Initialization.
2. Bringing Cars to Optimum Waiting Floors.
3. Allowing Interrupts for Service Requests.
4. Scanning.
5. Starting Appropriate Lifts to Serve Requests.
6. Testing the Reached Floor.
7. Clearing the Requests Which Have Been Served.

[^1]All of these sub parts will be studied in subsequent sections. The algorithm of the program has been constructed for five-floored duplex systems; however it could be easily expanded for higher floored systems.

## IV. 1 Restart_and_Initialization

When the system is turned on the MPU clears and saves enough memory area in the 128-byte RAM for stack requirements and temporary data storage. The PIAs are initialized, the lift simulator is loaded, the passenger counters are cleared.
IV.2. Bringing_Cars to Optimum_Waiting_Floors

The optimum waiting positions are determined as the $1^{\text {st }}$ floor for the lift $A$, and the $4^{\text {th }}$ floor for $B$. The flow chart for bringing cars to these floors is drawn in Fig. IV.2. As seen, the MPU should execute some subroutines listed below:

1. Ready to Start A/B Subroutine
2. Lock Door Subroutine
3. Unlock Door Subroutine.

Since they will be used frequently in later routines it would be useful to explain them briefly.


Fig. IV. 2 Bringing Cars to Optimum Waiting Positions.

1. Ready to start $A / B$ subroutine:

When the MPU executes the subroutine it decides either the lift is ready to start or not. It checks some data such as:
-Is the door closed or not?
-Does the overloading condition exist or not?
-Is the in-cabin STOP switch turned on or not?
-Has the ALARM button been pressed or not??

The corresponding lift is ready to start if all of these checks have been passed. The flow chart of Ready to Start subroutine is shown in Fig. IV.3.
2. Lock Door Subroutine:

The CPU should lock the corresponding door to start the cabin. The subroutine contains a half second delay to permit the lock relay to close. This delay is divided into five parts and executed one by one because the CPU must be aware of the other lift, while the lock relay delay is executed.

The processor again controls the door to be sure that it is closed and locked at the end of the delay.

The flow chart of Lock Door Subroutine is shown in Fig. IV. 4 .

3. Unlock Door Subroutine:

This subroutine is called when the car has reached the floor where irt will stop. Again the subroutine contains three kinds of delays: Motor Stop Delay ( 1 sec ), Unlock Relay Delay ( 1 sec ), and waiting (10secs).

The flow chart of Unlock Door Subroutine is drawn in Fig. IV.5.

## IV. 3 Allowing Interrupts for Service Requests

The CPU clears the interrupt mask bit to allow interrupts before scanning. All request lines have been progranmed as inputs at the initialization. If any button is pushed an interrupt pulse is generated to the CPU and the corresponding data line falls to zero. The CPU jumps to the "Interrupt Service Routine" shown in Fig. IV.6.

The interrupt service routine begins to scan all PIA data lines to catch the low line. It reverts the direction of the low line to output to indicate that the request has been accepted.

If the interrupt pulse comes from the count inputs, it increases or decreases the number of passengers in the lift, compares it with six, and decides whether overloading condition exists or not.


Fig. IV. 5 The Unlock Door Subroutine.


## IV. 4 Scanning

The largest part of the main program is the escanning" routine. The CPU scans all the inputs and decides which lift will serve for which request. The routine first finds out the conditions of cars. The cars may be either unlocked or locked, or moving. The processor jumps to the Scanning routine if the car is at rest without locking or unlocking.

The flow chart of the Scanning routine is shown in Fig. IV.7.

Before entering the routine the CPU first records the states of the two lifts. These recorded data include the locations of both cars, the predetermined directions, the number of passengers in each cabins, and the remainder delays of the lock or unlock relay. The stored data provides the ease of testing conditions frequently.

The priority is given to the In-Cabin calls rather than the Landing calls. The scanning routine eliminates the requests which are at the opposite direction and the service is only given to those which are in the intended direction.

The request ${ }^{\tilde{B}}$ which belong to the floor where the

cabin is shall be ignored.

If the special transportation key is turned on the lift $A$ won't respond the landing calls. If so all the landing calls are performed by one lift.

Both lifts wait for new requests at the last served floors.

The flow chart of "Recording States" subroutine is shown in Fig. IV.8.


## IV. 5 Starting Lift to Serve Requests

Starting the appropriate car also requires some checks. The CPU jumps to the "Ready to Start" subroutine which has been explained earlier. If all the checks are passed the CPU locks the door, and pulls the CA2 output to up to start the lift. The lift begins to move up or down depending on the predetermined direction.

The "Start Lift" routine is drawn in Fig. IV.9.

## IV. 6 Reached_Floor Routine

The "Reached Floor" routine is executed to find out where the car which has been started is. The routine is entered at every scanning cycle. The CPU decides whether the lift will be stopped or not when any floor has been reached. First it checks if the landing call or in-cabin call of the reached floor has been pressed or not. If one of both exists and the number of passengers is less than six the CPU sends the STOP pulse to the lift via CAC output. If there is no request or the lift is fully loaded, it continues. Since the control system has "collective" character the lifts collect waiting passengers on their directions.

Fig. IV. 9 Start Car Routine


Fig. IV. 10 Reached Floor Routine.

The flow chart of Reached Floor routine is shown in Fig. IV. 10.
IV. 7 Clearing the Served Reguestse

The served requests should be cleared to prepare the buttons for new requests. The CPU clears the in-cabin requests which belong to the reached floors without taking into account of the predetermined directions. The landing calls which are matched with the directions of the lifts are also cleared. Clearing actually means changing the data output lines to inputs; thus the corresponding LEDs are turned off. Now the buttons which belong to the cleared PIA lines are ready to receive successive presses. (Fig. IV.11).

## Fig. IV. 11 Clearing the Served Requests



## CHAPTER V.

RESULTS AND CONCLUSIONS
V. 1 Results

So far a microprocessor controlled duplex lift system has been designed and built.

With the start of the design implementation many unforseen problems arose. The supply problem has been seen very important to feed the microprocessing unit; although it is less pronounced for TTL devices. The supply problén has been held with attention since the system is cọnsiderably large. $V_{c c}$ supply voltage has been refined by using bypass capacitors near to the CPU.

Choosing capacitor and resistor values are important to send the interrupt pulses and the data without debouncing.

All the TTL devices concerned with the CPU have been chosen as LS TTL ones in order not to overload the $\mu \mathrm{P}$ bus.

Two independent clock pulse generators have been
constructed since the two lift simulators operate independently.

In this design three PIAs have been used completely for I/O requirements between peripherals and the CPU.

26 buttons and switches have been used for various purposes; so a lot of capacitors and resistors have been required to prevent debouncing problem.

The data from the light sensors have been first taken directly from the counter outputs to PIA data lines; but afterwards it has been seen advantageous to count via interrupt pulses to save I/O lines.

# V. 2 Possible_Variations_in the Design and <br> Recommendations 

Several variations in the design are possible. Only some of them will be mentioned here.

In this thesis the duplex system has been designed for only five floors. It would be possible to build up a control system for six, seven, or higher floors; just adding some parts into the software. Enlarging the system is straight forward.

The maximum number of passengers that a lift can bear has been chosen as six; although the program is flexible for changing this number.

Another variation could be the method of counting passengers. One may cancel the light sensors and install weight sensors instead. Actually present lift systems use this method.The disadvantage of counting people via light sensors is that the CPU may not detectitwo individuals who are passing through side by side. In this case the counter would count wrong. However counting via light sensors is seen deceiving in some conditions, it is fairly acceptable because the bearing capacity of a lift is held in big margins.

In this study the safety requirements have been also considered. The meaning of this statement is that what would happen to the system if any component of the central control unit had unfortunately burnt? If any such unexpected accident about the CPU chip or PIAs occurs, the control system would fail. The worst case is that the two liftis would continue their ways without stopping at any floor until they would reach the first or the last floors. The safety system automatically stops the lifts at these floors by ANDing the CPU's Start/Stop output and the floor indicatorsbelonging those floors. The other method of stopping the cars is to turn on the In-Cabin Stop switches mounted in each cabin:

The power-down condition has not been considered in this study. One may expand the study writing an adequate non-maskable interrupt program into the software, and adding a continuous supply.

The most important result of this thesis is the potential for further studies.

## BIBLIOGRAPHY

1. J. Millmann and H. Taub, "Pulse, Digital, and Switching Waveforms", Mc. Graw-Hill, N.Y., 1975.
2. J. Millmann and C.C. Halkias, "Integrated Electronics", Mc. Graw-Hill, Kogakusha, Tokyo, 1978.
3. Texas Instruments Inc., "The Integrated Circuits Catalogue", 1972.
4. Fotorola Inc., "The Integrated Circuits Catalogue", 1975.
5. Texas Instrument Inc., "The Memory and Microprocessor Data Book", 1976.
6. Motorola Inc., MEK 6802D5E Microcomputer Evaluation Board User's Manual", U.S.A., 1980.


## PERIPHERAL INTERFACE ADAPTER (PIA)

The MC6821 Peripheral Interface Adapter provides the universal means of interfacing peripheral equipment to the M6800 family of microprocessors. This device is capable of interfacing the MPU to peripherals through two 8 -bit bidirectional peripheral data buses and four control lines. No external logic is required for interfacing to most peripheral devices.
The functional configuration of the PIA is programmed by the MPU during system initialization. Each of the peripheral data lines can be programmed to act as an input or output, and each of the four control/interrupt lines may be programmed for one of several control modes. This allows a high degree of flexibility in the overall operation of the interface.

- 8-Bit Bidirectional Data Bus for Communication with the. MPU
- Two Bidirectional 8-Bit Buses for Interface to Peripherals
- Two Programmable Control Registers
- Two Programmable Data Direction Registers
- Four Individually-Controlled Interrupt Input Lines; Two Usable as Peripheral Control Outputs
- Handshake Control Logic for Input and Output Peripheral Operation
- High-Impedance Three-State and Direct Transistor Drive Peripheral Lines
- Program Controlled Interrupt and Interrupt Disable Capability
- CMOS Drive Capability on Side A Peripheral Lines
- Two TTL Drive Capability on All A and B Side Buffers
- TTL-Compatible
- Static Operation....


## MAXIMUM RATINGS

| Characteristics | Symbol | Value | Unit |
| :---: | :---: | :---: | :---: |
| Supply Voltage | VCC | -0.3 to + 7.0 | $V$ |
| Input Voltage | $V_{\text {in }}$ | -0.3 to + 7.0 | V |
| Operating Temperature Range MC6821, MC68A21, MC68B21 MC6821C, MC68A21C, MC68B21C | $T_{A}$ | $\begin{gathered} T_{L} \text { to } T_{H} H \\ 0 \text { to } 70 \\ -40 \text { to }+85 \\ \hline \end{gathered}$ | ${ }^{\circ} \mathrm{C}$ |
| Storage Temperature Range | Tstg | -55 to +150 | ${ }^{\circ} \mathrm{C}$ |

## THERMAL CHARACTERISTICS

| Characteristic | Symbol | Value | Unit |
| :--- | :---: | :---: | :---: |
| Thermal Resistance |  |  |  |
| Ceramic |  | 50 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
| Plastic |  |  | 100 |
| Cérdip |  |  | 60 |

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum-rated voltages to this high-impedance circuit. Reliability of operation is enhanced if unused inputs are tied to an appropriate logic voltage li.e., either $V_{S S}$ or $V_{C C}$ ).

MC6821 ( 1.0 mHz ) MC68A21 ( 1.5 mHz ) MC68B21
( 2.0 mHz )

## Abdülkadir ÔZCAN MOS

IN-CHANNEL, SILICON-GATE, DEPLETION LOADI

PERIPHERAL INTERFACE ADAPTER


PIN ASSIGNMENT


MC68210MC68A210MC68E22

## POWER CONSIDERATIONS

The average chip-junction temperature, $T_{\mathrm{J}}$ in ${ }^{\circ} \mathrm{C}$ can be obtained from:
$T_{J}=T_{A}+\left(P D^{\bullet} \theta J A\right)$
Where:
$T_{A} \equiv$ Ambient Temperature, ${ }^{\circ} \mathrm{C}$
${ }^{\circ} \mathrm{J} A=$ Package Thermal Resistance, Junction-to-Ambient, ${ }^{\circ} \mathrm{C} / \mathrm{W}$
PD $=$ PINT + PPORT
PINT $\equiv$ ICC $\times$ VCC. Watts - Chip Internal Power
PPORTE Port Power Dissipation, Watts - User Determined
For most applications PPORT \& PINT and can be neglected. PPORT may become significant if the device is configured to drive Darlington bases or sink LED loads.

An approximate relationship between PD and $T J$ (if PPORT is neglected) is:

$$
P_{D}=K+\left(T J+273^{\circ} \mathrm{C}\right)
$$

PD $=K+\left(T J+273^{\circ} \mathrm{C}\right) \quad$ 的 $K$ gives
$K=P_{D} \cdot\left(T_{A}+273^{\circ} \mathrm{C}\right)+\theta J A^{\bullet} P_{D}{ }^{2}$
Where K is a constant pertaining to the particular part. K can be determined from equation 3 by measuring $\mathrm{PD}_{\mathrm{D}}$ (at equilibrium) for a known $T_{A}$. Using this value of $K$ the values of $P D$ and $T_{J}$ can be obtained by solving equations (1) and (2) iteratively for any value of $T_{A}$.

DC ELECTRICAL CHARACTERISTICS $V_{C C}=5.0 \mathrm{Vdc} \pm 5 \%, V_{S S}=0, T_{A}=T_{L}$ to $T_{H}$ unless otherwise noted)

| Characteristic | Symbol | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| BUS CONTROL INPUTS (R/W, Enable, $\overline{\text { EESET, RSO, RS1, CSO, CS1, CS2) }}$ |  |  |  |  |  |
| - Input High Voltage | $\mathrm{V}_{\text {IH }}$ | $\mathrm{V}^{\text {SS }}+2.0$ | - | VCC | V |
| Input Low Voltage | $\mathrm{V}_{\text {IL }}$ | $\mathrm{V}_{\mathrm{ss}}-0.3$ | - | VSS +0.8 | V |
| Input Leakage Current ( $\mathrm{V}_{\text {in }}=0$ to 5.25 V$)$ | 1 in | - | 1.0 | 2.5 | $\mu \mathrm{A}$ |
| Capacitance. $\left(\mathrm{V}_{\text {in }}=0 . \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{f}=1.0 \mathrm{MHz}\right)$ | $\mathrm{c}_{\text {in }}$ | ,- | - | 7.5 | pF |
| INTERRUPT OUTPUTS ( $\overline{\text { ROA }}$, $\overline{\text { ROBI }}$ ) |  |  |  |  |  |
| Output Low Voltage ( Load $^{\text {a }}$ ( 3.2 mA ) | VOL | - | - | $\mathrm{V}_{\text {SS }}+0.4$ | V |
| Three-State Outpuit Leakage Current | loz | - | 1.0 | 10 | $\mu \mathrm{A}$ |
| Capacitance ( $\mathrm{V}_{\text {in }}=0, \mathrm{~T}_{A}=25^{\circ} \mathrm{C}, \mathrm{f}=1.0 \mathrm{MHz}$ ) | Cout | - | - | 5.0 | PF |
| DATA BUS (DO-D7) |  |  |  |  |  |
| Input High Voltage | $\mathrm{V}_{\text {IH }}$ | $\mathrm{V}_{\text {SS }}+2.0$ | - | $\mathrm{V}_{\text {CC }}$ | V |
| Input Low Voltage | $\mathrm{V}_{\text {IL }}$ | $\mathrm{VSS}_{\text {S }}-0.3$ | - | $\mathrm{V}_{\text {SS }}+0.8$ | V |
| Three-State Input Leakage Current ( $\mathrm{V}_{\text {in }}=0.4$ to 2.4 V ) | IIZ | - | 2.0 | : 10 | $\mu \mathrm{A}$ |
| Output High Voltage ( Load $=-205 \mu \mathrm{~A}$ ) | $\mathrm{V}_{\mathrm{OH}}$ | $\mathrm{V}_{\text {SS }}+2.4$ | - | - | V |
| Output Low Voltage ( Load $=1.6 \mathrm{~mA}$ ) | VOL | $\cdots$ | - | VSS+0.4 | V |
| Capacitance ( $\mathrm{V}_{\text {in }}=0 . \mathrm{T}_{A}=25^{\circ} \mathrm{C}, \mathrm{f}=1.0 \mathrm{MHz}$ ) | Cin | - | - | 12.5 | pF... |
| PERIPHERAL BUS (PA0-PA7, PBO-PB7, CA1, CA2, CB1, CB2) |  |  |  |  |  |
| Input Leakage Current <br> $\left(V_{\text {in }}=0\right.$ to $\left.5.25 y\right)$ <br> R/ $\bar{W}, \overline{\text { RESET, RSO, RS1, CSO, CS1, } \overline{C S 2} ; \text { CA1, }}$ <br> CB1, Enable | lin | - | 1:0 | 2.5 | $\mu \mathrm{A}$ |
| Three-State Input Leakage Current ( $\mathrm{V}_{\text {in }}=0.4$ to 2.4 V$)$ | 112 | - | 2.0 | 10 | $\mu \mathrm{A}$ |
| Input High Current ( $\left.\mathrm{V}_{1 \mathrm{H}}=2.4 \mathrm{~V}\right) \quad$ PAO-PA7, CA2 | 1 IH | -200 | -400 | - | $\mu \mathrm{A}$ |
| Darlington Drive Current (VO $=1.5 \mathrm{~V}$ ) | 1 OH | -1.0 | - | -10 | mA |
| Input Low Current ( $\mathrm{V}_{\mathrm{IL}}=0.4 \mathrm{~V}$ ) | IL | - | -1.3 | -2.4 | mA |
| Output High Voltage (ILoad $=-200 \mu \mathrm{~A})$ (ILoad $=-10 \mu \mathrm{~A}$ ) | VOH | $\begin{aligned} & V_{S S}+2.4 \\ & V_{C C}-1.0 \end{aligned}$ |  | - | V |
| Output Low Voltage ( L (oad $=3.2 \mathrm{~mA}$ ) | $\mathrm{V}_{\text {OL }}$ | - | - | $V_{\text {SS }}+0.4$ | $\checkmark$ |
| Capacitance ( $\mathrm{V}_{\text {in }}=0, \mathrm{~T}_{\text {A }}=25^{\circ} \mathrm{C}, \mathrm{f}=1.0 \mathrm{MHz}$ ] ] | $\mathrm{C}_{\text {in }}$ | - | - | 10 | pF |
| POWER REQUIREMENTS |  |  |  |  |  |
|  | PINT | - | - | 550 | mW |



| Ident. Number | Characteristic | Symbol | MC6821 |  | MC68A21 |  | MC68B21 |  | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  | Min | Max | Min | Max | Min | Max |  |
| 1 | Cycle Time | ${ }^{\text {tcyc }}$ | 1.0 | 10 | 0.67 | 10 | 0.5 | 10 | $\mu \mathrm{s}$ |
| 2 | Puse Width, ELow | PWEL | 430 | - | 280 | - | 210 | - | ns |
| 3 | Pulse, Width, E High | $\mathrm{PW}_{\text {EH }}$ | 450 | - | 280 | - | 220 | - | ns |
| 4 | Clock Rise and Fall Time | $\mathrm{tr}_{\mathrm{r}, \mathrm{tf}}$ | - | 25 | - | 25 | - | 20 | ns |
| 9 | Address Hold Time | ${ }_{\text {t }} \mathrm{AH}$ | 10 | - | 10 | - | 10 | :- | ns |
| 13 | Address Setup Time Before E | A AS | . 80 | - | 60 | - | 40 | $-$ | ns |
| 14 | Chip Select Selup Time Before E | - tCS | 80 | - | 60 | - | 40 | - | ns |
| 15: | Chip Select Hóld Time | ${ }_{\text {t }} \mathrm{CH}$ | 10 | - | 10. | - | 10 | - | ns |
| 18 | Read Data Höld Time | tohr | 20. | $50^{\circ}$ | 20 | $50^{\circ}$ | 20 | $50^{\circ}$ | ns |
| 21 | Write Data Hold Time | t DHW | 10 | - | 10 | - | 10 | - | ms |
| 30 | Output Data Delay Time | TDDA | - | 290 | - | 180 | - | 150 | ns |
| 31. | Input Data Setup Time | IDSW | 165 | - | 80 | - | 60 | - | ns |

- The data bus_output buffers are no longer sourcing or sinking current by idHRmax (High impedancel.


Notes:

1. Voltage levels shown are $\mathrm{V}_{\mathrm{L}} \leq 0.4 \mathrm{~V}, \mathrm{~V}_{\mathrm{H}} \geq 2.4 \mathrm{~V}$. unless otherwise specified
2. Measurement poinis shown are 0.8 V and 2.0 V , unless otherwise specified.


- The RESET line must be high a minimum of $1.0 \mu \mathrm{~S}$ before addressing the PIA


MOTOROLA Semiconductor Products Inc.


FIGURE 8 - CA DELAY TIME (Read Mode; CRA $-5=1 ;$ CRA $-3=$ CPA- $4=0$ )
Enable

FIGURE 10 - PERIPHERAL DATA AND CB DELAY TIMES (Write Mode; CRB-5 $=$ CRt $3=1$, CRB-4 $=0$ )

*CB2 goes low as a result of the
positive transition of Enable.


FIGURE 13 - INTERRUPT PULSE WIDTH AND IRaQ RESPONSE


Note: Timing measurements are referenced to and from a low voltage of 0.8 volts and a high voltage of 2.0 volts, unless otherwise noted

FIGURE 7 - CA 2 DELAY TIME
(Read Mode; CRA $-5=$ CRAB $=1$, MRA $-4=0)$


FIGURE 9 - PERIPHERAL MOS DATA DELAY TIMES (Write Mode; CRA-5 $=$ CAA $-3=1$, CRA $-4=0$ )


FIGURE 11 - CB DELAY TIME


Assumes part was deselected during the previous E pulse.

- Assumes Interrupt Enable Bits are set.


FIGURE 16 - EXPANDED BLOCK DIAGRAM


## PIA INTERFACE SIGNALS FOR MPU

The PIA interfaces to the M6800 bus with an 8 -bit bidirec tional data bus, three chip select lines, two register select line and a reset line. To ensure proper write line, an enable MC6800, MC6802, or MC6808 microprocessors VMA should be used as an active part of the address decoding.

Bidirectional Data (DO-D7) - The bidirectional data lines (D0-D7) allow the transfer of data between the MPU and the PIA. The data bus output drivers are three-state devices tha remain in the high-impedance (off) state except when the MPU performs a PIA read operation. The read/write line is in the read (high) state when the PIA is selected for a read
operation.

Enable ( $E$ ) - The enable pulse, $E$, is the only timin signal that is supplied to the PIA. Timing of all other signals is referenced to the leading and trailing edges of the E pulse.

Read/Write (R/W) - This signal is generated by the MPU to control the direction of data transfers on the data bus. A low state on the PIA read/write line enables the input buffers and data is transferred from the MPU to the PIA on the $E$ signal if the device has been selected. A high on the read/write line sets up the PIA for a transfer of data to the bus. The PIA output buffers are enabled when the proper address and the enable pulse E are present.

RESET - The active low RESET line is used to reset all register bits in the PIA to a logical zero (low): This line can be used as a power-on reset and as a master reset during
system operation. system operation.

Chip Selects (CSO, CS1, and CS2) - These three input signals are used to select the PIA. CSO and CS1 must be signals are used to select the PIA. CSO and CS1 must be transfers are then performed under the control of the enable and read/write signals. The chip select lines must be stable
for the duration of the E pulse. The device is deselected when any of the chip selects are in the inactive state.
Register Selects (RSO and RS1) - The two register select lines are used to select the various registers inside the PIA. These two lines are used in conjunction with internal Control:Registers to select a particular register that is to be written or read.
The register and chip select lines should be stable for the duration of the Epulse white in the read or write cycle.

Interrupt Request (IRQA and $\overline{\mathrm{RQB}}$ ) - The active low Interrupt Request lines (IROA and IROB) act to interrupt the MPU either directly or through interrupt priority circuitry. These lines are "open drain" (no load device on the chip). This permits all interrupt request lines to be tied together in a wire-OR configuration.
Each Interrupt Request line has two internal interrupt flag bits that can cause the Interrupt Request line to go low. Each line Also four interrupt enable bits are provided in the PIA which may be used to inhibit a particular interrupt from a peripheral device.
Servicing an interrupt by the MPU may be accomplished by a software routine that, on a prioritized basis, sequentially reads and tests the two control registers in each PIA for interrupt flag bits that are set.
The interrupt flags are cleared (zeroed) as a result of an MPU Read Peripheral Data Operation of the corresponding data register. After being cleared; the interrupt flag bit cannot be enabled to be set until the PIA is deselected during an E pulse. The E pulse is used to condition, the interrupt control lines (CA1, CA2, CB1, CB2). When these lines are used as interrupt inputs, at least one $E$ pulse must occur from the inactive edge to the active edge of the interrupt input signal to been enabled and the edge sense circuit has been properiv conditioned the interrupt flag will be set on the next active transition of the interrupt input pin.

## PIA PERIPHERAL INTERFACE LINES

The PIA provides two 8 -bit bidirectional data buses and four interrupt/control lines for interfacing to peripheral devices
Section A Peripheral Data (PAO-PA7) - Each of the peripheral data lines can be programmed to act as an input or output. This is accomplished by setting a 1 , in the corresponding Data Direction Register bit for those lines which Register causes the corresponding peripheral data line to act as an input During an MPU Read Peripheral Data Operation, the data on peripheral lines programmed to act as inputs appears directly on the corresponding MPU Data Bus lines. In the input mode the internal pullup resistor on these lines represents a maximum of 1.5 standard TTL loads.
The data in Output Register A will appear on the data lines "that are programmed to be outputs. A logical " 1 " written into the register will cause a "high" on the corresponding data
line while a " 0 " results in a "low." Data in Output Register $A$ may be read by an MPU "Read Peripheral Data $A$ " operation when the corresponding lines are programmed as outputs. This data will be read property if the voltage on the peripheral data lines is greater than 2.0 volts for a logic " 1 " output and less than 0.8 volt for a logic " 0 " " output. Loading the output lines such that the voltage on these lines does not reach full voltage causes the data transferred into the MPU -

Section B Peripheral Data (PBO-PB7) - The peripheral data lines in the B Section of the PIA can be programmed to act as either inputs or outputs in a similar manner to PAOPA7. They have three-state capabiity, allowing them to enter a high-impedance state when the peripheral data line is used as an input. In addition, data on the peripheral data lines

PB0-PB7 will be read properly from those lines programmed as outputs even if the voltages áre below 2.0 volts for a "high" or above 0.8 V for a "low". As outputs, these lines re compatible with standard TTL and may also be used as a source of up to 1 milliampere at 1.5 volts to directly drive the base of a transistor switch.

Interrupt Input (CA1 and CB1) - Peripheral input linés CA1 and CB1 are input only lines that set the interrupt flags of the control registers. The active transition for these

Peripheral Control (CA2) - The peripheral control line CA2 can be programmed to act as an interrupt input or as a
eripheral control output: As an output, this line is com be with standard TTL; as an input the internal pullup resi n this line represents 1.5 stand

Peripheral Control (CB2) - Peripheral Control line may also be programmed to act as an interrupt input peripheral control output As an input, this line has high put impedance and is compatible with standard TTL. As output it is compatible with standard TTL and may also used as a source of up to 1 milliampere at 1.5 volts to dire drive the base of a transistor switch. This line is program by Control Register B.

## INTERNAL CONTROLS

## INITIALIZATION

A $\overline{\text { RESET }}$ has the effect of zeroing all PIA registers. This will set PAO-PA7, PBO-PB7, CA2 and CB2 as inputs, and all interrupts disabled. The PIA must be configured during the restart program which follows the reset
There are six locations within the PIA accessible to the MPU data bus: two Peripheral Registers, two Data Direction Registers, and two Control Registers. Selection of these locations is controlled by the RS0 and RS1 inputs together with bit 2 in the Control Register, as shown in Table 1 . Details of possible configurations of the Data'Direction and Control Register are as follows

| RS1 | RSO, | Control Register: Bit |  | Location Selected |
| :---: | :---: | :---: | :---: | :---: |
|  |  | CRA: 2 | CRB:2 |  |
| 0 | 0 | 1 | x | Peripheral Regisiter A |
| 0 | 0 | 0 | $x$ | Data Direction Register A |
| 0 | 1 | x | x | Control Register A |
| 1 | 0 | x | 1 | Peripheral Register $B$ |
| 1 | 0 | x | 0 | Data Direction Register B |
| 1 | 1 | x | $\times$ | Control Register B |

$x \rightarrow$ Den

PORT A-B HARDWARE CHARACTERISTICS
As shown in Figure 17, the MC6821 has a pair of 1/O ports whose characteristics differ greatly. The A side' is designed to drive CMOS logic to normal $30 \%$ to $70 \%$ levels, and incorporates an internal pullup device that remains connected even in the input mode: Because of this, the A side requires more dive current in the input mode than Port B. In contrast, the B side uses a normal three-state NMOS buffer which cannot pullup to CMOS levels without external resistors. The B side can drive extra loads such as Darlingtons without problem. When the PIA comes out of reset, the A port represents inputs with pullup resistors, whereas the B-side (input mode alsol will float high or low, depending upon the load connected to it.

Control of CA1 and CB1 Interrupt Input Lines (CRA-0, CRB-1, CRA-1, and CRB-1) - The two lowest-order bits of ines CA1 and CB1 Bits CRA-0 and CRB-0 ape usp
abe the MPU interrupt signals $\overline{R O A}$ and $\overline{R O B}$, respec nably Bits CRA-1 and CRB-1 determine the active transition tively. Bits CRA-1 and CRB- $C A 1$ and CB1.

FIGURE 17 - PORT A AND PORT B EQUIVALENT CIRCUITS


ORDERING INFORMATION


| Speed | Device | Temperature Range |
| :---: | :---: | :---: |
| 1.0 MHz | MC6821P,L,S | $01070^{\circ} \mathrm{C}$ |
|  | MC6821CP,CL.CS | $-40 \mathrm{to}+85^{\circ} \mathrm{C}$ |
| 1.5 MHz | MC68A21P.L.S MC68A21CP.CL.CS | $\begin{array}{r} 010+70^{\circ} \mathrm{C} \\ -40 \text { to }+85^{\circ} \mathrm{C} \\ \hline \end{array}$ |
| 2.0 MHz | MC68821P,L,S | 0 to $+70^{\circ} \mathrm{C}$ |

## better program

Better program processing is available on all types listed. Add suffix letters to part number.
Level 1 add " 5 ". Level 2 add " $D$ ". Level 3 add "DS"
Level 1 " $\mathrm{S}^{\prime}=10$ Temp Cycles $-1-25$ to $150^{\circ} \mathrm{C}$ ):
$H_{1}$ Temp esting at $T_{A}$ max.
Level 2 " $D^{\prime \prime}=168$ Hour Burn in
Level 1 and 2.

Determine Active CA1 (CB1) Transition for Setting
Interrupt Flag IRQA(B)1 - (bit 7 )
b1 =0: $\quad$ IRQA(B) 1 set by high-to-low transition on CA1 (CB1)
$\mathrm{b} 1=1$ : $\quad$ IRQA(B)1 set by low-to high transition on CA1 (CB1).

## IRQA(B) 1 Interrupt Fiag (bit 7)

Goes high on active transition of CA1 (CB1); Automa: tically cleared by MPU Read of Output Register A(B). May also be cleared by hardware Reset.

## FIGURE 18 - CONTROL WORD FORMAT

## CA1 (CB1) Interrupt Request Enable/Disable

$\mathrm{bO}=0$ : Disables IRQA(B) MPU Interrupt by CA1 (CB1) active transition. ${ }^{1}$
$\mathrm{b} 0=1$ : Enable IRQA(B) MPU Interrupt by CA1 (CB1) active transition.

1. IRQA(B) will occur on next (MPU generated) positive trànsition of 60 if CA1 (CB1) active transition oc-




Datermines Whether Data Direction Register Or Output Register is Addressed
$\mathrm{b} 2=0$ : Data Direction Register selected.
$\mathrm{b} 2=1$ : Output Register selected.

## IROA(B)2 Interrupt Flag (bit 6)

When CA2 (CB2) is an input, IRQA(B) goes high on active transition CA2 (CB2); Automatically cleared by MPU Read of Output Register A(B). May also be cleared by hardware Reset.
CA2 (CB2) Established as Output ( $65=1$ ): $/$ IROA( $B$ ) $2=0$, not affected by CA2 (CB2) transitions.

CA2 (CB2) Established as Input by b5 $=0$

CA2 (CB2) Interrupt Request Enable/Disable $\mathrm{b} 3=0$ : Disables IRQA( $\mathrm{B}^{(1)}$ MPU Interrupt by CA2 (CB2) active transition.*
$\mathrm{b} 3=1$ : Enables IRQA(B) MPU Interrupt by CA2 (CB2) active transition.

- IROA(B) will occur on next (MPU generatted) positive transition of b3 if CA2 (CB2) active transition occurred "while interrupt was disabled.
Determines Active CA2 (CB2) Transition for Setting Interrupt Flag IRQA(B)2 - (Bit b6) b4 $=0$ : IRQA $(B / 2$ set by high-to-low transition on CA2 (CB2).
$\mathrm{b} 4=1: \quad \operatorname{IRQA}(B) 2$ set by low-to-high transition on CA2 (CB2):

CA2 (CB2) Established as Output by b5 $=1$
INote that operation of CA2 and CB2 output
functions are not identical)


10
$\mathrm{b} 3=0$ :- Read Strobe with CA1 Restore CA2 goes low on first high-to-low E transition following an MPU read of Output Register A; returned high by next active CA1 transition, as specified by bit 1 .
$b 3=1$ Read Strobe with E Restore CA2 goes low on first high-to-low E transition following an MPU read of Output Register A; returned high by next high-to-low $E$ transition during a deselect.
CB2
$\mathrm{b} 3=0$ : Write Strobe with CB1 Restore CB2 goes low on first low-to-high E transition following an MPU write into Output Register B; returned high by the next active CB1 transition as specified by bit 1. CRB-b7 must first be cleared by a read of data.
$\mathrm{b} 3=1$ : Write Stroba with E Restore
CB2 goes low on first low-to-high E transition following an MPU write into Output Register B; returned



[^0]:    'Alarm Buttons' are pushed when any dangerous

[^1]:    Fig. IV. 1 The Flow Chart of the Whole Program.

